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Kang, Sang Hee (Ph.D., Electrical Engineering) 
Efficiency Optimization in Digitally Controlled Flyback DC-DC Converters Over Wide Ranges 
of Operating Conditions 
Thesis directed by Prof. Dragan Maksimović 
 
Because of increasingly demanding energy programs and initiatives, it is required to maintain 
high efficiency in various DC-DC converter applications over wide ranges of operating 
conditions. To achieve these efficiency goals, this thesis introduces an efficiency optimization 
approach, which can be applied to given power stages. In the proposed optimization approach, 
power stage design parameters and controller parameters are concurrently optimized over a range 
of operating conditions based on power loss models and multi-variable non-linear constrained 
optimization. A digital controller facilitates on-line efficiency optimization by storing the 
optimum controller parameters in a look-up table. A flyback DC-DC converter, commonly used 
in low output power applications, is adopted for experimental verifications of the proposed 
optimization approach. A valley switching technique is employed to significantly decrease 
MOSFET turn-on switching loss in discontinuous conduction mode (DCM), and solutions to a 
problem related to undesirable frequency hopping, commonly observed in other valley switching 
schemes, are proposed and discussed. A gain-scheduled compensator and a new control scheme, 
named k-control, are implemented for consistent transient responses over different operating 
conditions. Finally, simplified sensing and analog-to-digital (A/D) conversion techniques are 
proposed, targeting a low-cost, small-size and low-pin-count (≤ 8) digital controller IC chip 
implementation. 
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Chapter 1 
Introduction 
 
Modern DC-DC or AC-DC power converter applications are required to operate over 
wide ranges of operating conditions. For example, electronic devices such as personal 
computers, monitors and printers stay in the “sleep-mode” when the devices are not in use for a 
while. In the sleep-mode, power supplies operate at light loads. On the other hand, the supplies 
operate at full loads when the appliances are ordinarily in use.  
Due to increasing environmental and energy saving concerns, energy programs and 
initiatives have established related energy standards which demand the converters to maintain 
high efficiency over wide ranges of operating conditions (e.g. input voltage and load current) [1] 
– [4]. Table 1.1 shows energy standards provided by 80 plus for 115V internal power supplies 
(desktop, workstation and non-redundant server applications) and 230V internal power supplies 
(redundant, data center applications), presenting efficiency requirements over different load 
conditions. The energy standards require efficiency that is more than 80% over all load 
conditions and more than 90%, especially for Platinum and Titanium levels.  
To meet these efficiency goals in the area of DC-DC converters, “green-mode” analog 
controllers featuring multi-mode operation have been introduced [5] – [7]. However, such 
approaches are often tied to specific power converter topologies or assume certain power stage 
parameters. In the area of digital DC-DC control, approaches have been proposed to achieve on-
2 
 
line efficiency optimization, e.g. by adjusting dead-times [8] – [10], by multi-mode operation [9, 
11], by adjusting the supply voltage for compensation of the propagation delay variations due to 
the variations of intrinsic parameter and operating condition [12], or by real-time prediction of 
the load current [13]. Such on-line optimization techniques are attractive but require more 
complex controllers, and may not perform well in the presence of dynamically changing 
operating conditions.  
This thesis proposes and discusses a new approach to achieving efficiency optimization 
over wide ranges of operating conditions, which can be relatively simply applied to any given 
power stage. This approach maximizes efficiency of a given power stage over wide ranges of 
operating conditions by optimization of power stage design parameters – for example, inductors, 
MOSFETs and transformers – and by controller adaptations such as (1) switching timing such as 
near ZVS turn-on in discontinuous conduction mode (DCM) and optimum dead times in bridge 
or synchronous rectifier converters, (2) switching frequency for best conduction loss versus 
switching loss tradeoff, and (3) operating modes – continuous conduction mode (CCM), DCM or 
burst mode.  
Table 1.1. 80 plus energy standards for 115V and 230V internal power supplies 
 115V internal supply 230V internal supply 
Load (%) 20 50 100 20 50 100 
Bronze 82% 85% 82% 81% 85% 81% 
Silver 85% 88% 85% 85% 89% 85% 
Gold 87% 90% 87% 88% 92% 88% 
Platinum 90% 92% 89% 90% 94% 91% 
Titanium – – – 94% 96% 91% 
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Fig. 1.1 presents a block diagram of the proposed efficiency optimization approach. A 
number of switch-mode power supply design optimization approaches have been described in the 
literature [14] – [19]. Similar to [16], the approach adopted in the thesis is based on three main 
ideas: (1) a relatively simple, but sufficiently detailed loss model capable of representing the 
main loss mechanisms over wide ranges of operating points; (2) an objective function that allows 
minimization of the power loss weighted over ranges of operating points (multi-variable non-
Optimized DC-DC power 
converter 
Modulator Compensator ADC
Efficiency optimization look-up tables
mode TS,REF TON,REF
dc
TON
TS
Gm Z1 Z2
+
–
-
+
Vg
–
+
Vout
ev
Load
VREF
Hv
Vg Iout Temperature
Optimum 
frequency & 
mode 
parameters
Improved 
dynamic 
responses 
via gain-
scheduling
Measured or 
estimated 
look-up 
table inputs
Iout
Fig. 1.1. Efficiency optimization approach by addressing simultaneously power-stage-
design and controller parameters, and by using a look-up table based digital controller.
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linear constrained optimization), under a cost constraint, and (3) combined design time 
optimization (power stage) and controller optimization, taking advantages of a digital controller 
capability to set the controller adaptations for any given operating point.  
The optimum controller parameters are programmed in a look-up table of the digital 
controller based on the optimization results, as shown in Fig. 1.1, which presents a simpler and 
more general approach compared to other on-line efficiency optimization approaches. The digital 
controller senses the operating points such that the look-up table updates the optimum controller 
parameters to a modulator to achieve on-line efficiency optimization. Furthermore, the look-up 
table stores compensator parameters (e.g., compensator gain Gm, zeros Z1 and Z2) to employ gain 
scheduling for the purpose of achieving the target crossover frequency (fC) with adequate phase 
margin (φm) over wide ranges of operating conditions. 
Chapter 2 introduces a conventional flyback DC-DC converter which is adopted and 
tested to experimentally verify advantages of the proposed on-line efficiency optimization 
approach.  
Chapter 3 describes the power loss models used for concurrent power stage and controller 
optimizations in conventional flyback DC-DC converters.  
Chapter 4 presents details of the procedures to optimize power stage design parameters 
and controller parameters, using the power loss models and objective function that allows 
minimization of the overall power losses.  
Chapter 5 addresses relatively simple look-up table based digital controller 
implementation to accomplish on-line efficiency optimization over wide ranges of operating 
conditions, together with several issues usually observed in multi-mode operations and control 
approaches to improving large-signal dynamic operation.  
5 
 
Chapter 6 proposes simplified sensing and analog-to-digital (A/D) conversion techniques 
to implement a low-cost, small-size and low-pin-count (≤ 8) digital controller IC chip.  
Conclusions are presented in Chapter 7, which includes a summary of the contributions 
and a discussion of opportunities for future work.    
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Chapter 2 
Flyback DC-DC Converters 
 
This chapter introduces a conventional flyback DC-DC converter, which is adopted as an 
example to experimentally verify advantages of the proposed efficiency optimization approach. 
The flyback DC-DC converter is commonly used for low output power applications, typically 
from few watts to 100W because of its simplicity, low cost and isolation between the input and 
the output. For example, the flyback DC-DC converter can be employed as a second stage in 
AC-DC rectifier systems, as shown in Fig. 2.1. A modern AC-DC rectifier is usually designed 
based on a CCM boost converter to achieve high power factor (PF), very close to one, such that 
AC current harmonics are low and AC distribution losses can be minimized. However, the boost 
PFC rectifier produces a high DC voltage, greater than the peak ac line voltage. So the flyback 
DC-DC converter converts down the rectified DC voltage and performs point-of-load regulation 
to supply low DC voltage, as needed.  
This chapter is organized as follows. Sections 2.1 and 2.2 present how the flyback 
converter operates in CCM and DCM, which are determined by continuity of magnetizing 
current flow over a switching period, respectively. In Section 2.3 resonance characteristics of the 
converter are described, resulting in significant contributions to overall power losses. This 
chapter is summarized and concluded in Section 2.4.  
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2.1 Continuous Conduction Mode (CCM)  
Fig. 2.2 shows a flyback DC-DC converter with a transformer equivalent circuit in 
which the magnetizing inductance (LM) is connected in parallel with the primary winding. Signal 
c shown in Fig. 2.2 is the control signal for switching operation of the power MOSFET Q. The 
switch Q conducts when the control signal is high (0 < t < dTS, subinterval 1), while the output 
diode D is open. The converter circuit model during the subinterval 1 is presented as Fig. 2.3 (a). 
Then, with the assumption that the converter operates with small inductor current ripple and 
small capacitor voltage ripple, the output voltage and inductor current are approximated by their 
DC components, and then the inductor voltage vL and capacitor current iC are given by  
gL Vv                                             (2.1) 
R
V
i outC 
 
                                         (2.2) 
Fig. 2.1. Flyback DC-DC converter in an AC-DC rectifier system. 
85Vac~230Vac
Load
Vac
50~60Hz
c Q
D Cout
Cin
1 : n
AC-DC Rectifier
Vout
+
–Vg
+
–
+
–
Vclamp
Flyback DC-DC Converter
Rectifier
PFC
Vout
Vac
Vg
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LM
1 : n
CVg +–
iM
–
+
Vout R
–
+
vL
iC
LM
1 : n
CVg +–
iM
–
+
Vout R
–
+
vL
iC
(a)  
(b)  
Fig. 2.3. Flyback converter circuit: (a) during subinterval 1 
and (b) during subinterval 2. 
Fig. 2.2. Flyback DC-DC converter with transformer equivalent circuit. 
LM
1 : n
D
C
Vg +–
c
Q
iM
–
+
Vout
Load 
R
Transformer model
–
+
vL
iC
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During subinterval 2 (dTS < t < (1-d)TS), the control signal is low such that the switch Q is off, 
and the diode D conducts. The circuit model in this interval is shown in Fig. 2.3 (b). Under the 
same assumptions as in the first subinterval, the inductor voltage and capacitor current are: 
n
V
v outL                                           (2.3) 
R
V
n
Ii outMC                                        (2.4) 
The principles of volt-second balance and charge balance are applied to the magnetizing 
inductance and the output capacitor, respectively [20],  
0)1()()(1
0


  nVdVddttvTv outg
T
L
S
L
S                        (2.5) 
0)1()(1
0


 

  RVnIdRVddttiTi outMout
T
C
S
C
S                    (2.6) 
From (2.5) the conversion ratio M, i.e. the ratio of output voltage and input voltage, is obtained 
as 
d
dn
V
V
dM
g
out
 1)(                                     (2.7) 
Equation (2.6) yields the DC component of the magnetizing current (IM) as a function of duty 
cycle d and turns ratio n, 
Rd
nV
I outM )1(                                          (2.8) 
The magnetizing current iM, MOSFET current iQ, and control signal c waveforms in 
CCM are shown in Fig. 2.4. The magnetizing current flows through the MOSFET Q and linearly 
increases during the first subinterval (Q on, D off) with the slope of Vg/LM. On the other hand, 
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the magnetizing current decreases with the slope of –Vout/(nLM) during the second subinterval (Q 
off, D on) and falls to the same starting point when the switching period (TS) ends. 
  
2.2 Discontinuous Conduction Mode (DCM) 
In DCM, which occurs at lower loads, the magnetizing current falls down to zero before 
the next switching cycle starts, as shown in Fig. 2.5. This discontinuity of the magnetizing 
current results in significantly different operating characteristics, including a load-dependent 
conversion ratio M, and a different expression for the DC component of the magnetizing current 
IM, as well as different large-signal and small-signal dynamic models.  
The converter circuits during the first and second subintervals are the same as those in 
CCM and the magnetizing current reaches to zero at the end of the second subinterval. Fig. 2.6 
Fig. 2.4. Waveforms of magnetizing current iM, MOSFET current iQ and 
control signal c in CCM. 
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shows the converter circuit during the third subinterval (d3TS) – the MOSFET Q and the output 
diode D are both off, and magnetizing current is zero.  
 
The procedure to calculate the input-to-output conversion ratio M and duty cycle D in 
DCM is more complicated. With an assumption that the flyback power stage is lossless, the 
averaged switch model of the DCM switch network is usually used to obtain the conversion ratio 
Fig. 2.5. Waveforms of magnetizing current iM, MOSFET current iQ and 
control signal c in DCM. 
c
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Fig. 2.6. Flyback circuit during subinterval 3 in DCM. 
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and duty cycle, as presented in [20].  Fig. 2.7 shows the flyback converter with switch network 
terminals identified.  
A DCM averaged switch network can be found by analysis of the waveforms presented in 
Fig. 2.8. By averaging the v1 waveform, the average switch network input voltage 
ST
v1 is given 
by  
S
S
Ss T
g
Tout
TgT
vd
n
v
vdv 321 


                         (2.9) 
By inserting d3 = 1 – d – d2 to (2.9), 
ST
v1 is expressed as 
n
v
dvdv S
Ss
Tout
TgT 21
)1(                            (2.10) 
Fig. 2.7. Averaged switch network of flyback converter with 
switch network terminals identified. 
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Fig. 2.8. Switch network voltage and current waveforms in DCM. 
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Similar analysis yields the following expression for the average switch network output voltage 
(average diode voltage). 
SSs T
outTgT
vdvndv )1( 22                             (2.11) 
The average MOSFET current 
ST
i1 is obtained by the i1 waveform in Fig. 2.8. 
  Ss T
SS
T T
qdtti
T
i
0
1
11 )(
1                               (2.12) 
The integral q1 is the area under the i1 waveform during the first subinterval, which can be 
expressed as  
  pkQST idTdttiq S ,0 11 21)(                              (2.13) 
where iQ,pk is the peak MOSFET current. From Fig. 2.8,  
S
M
g
pkQ dTL
v
i ,                                     (2.14) 
By substituting (2.14) and (2.13) into (2.12), 
ST
g
M
S
T Ss
v
L
Td
i
2
2
1                                  (2.15) 
Similar analysis corresponding to the average diode current 
ST
i2 and the integral q2 results in 
ST
g
M
S
T Ss
v
nL
Tdd
i
2
2
2                                  (2.16) 
To express the average switch terminal quantities as a function of d, d2 can be eliminated by 
using the fact that the average inductor voltage computed over one switching period is zero. 
Therefore,                  
0032  dn
v
dvdv S
SS
M
Tout
TgTL
                         (2.17) 
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S
S
Tout
Tg
v
v
ndd 2                                       (2.18) 
Simple expressions for the averaged switch network quantities in the discontinuous conduction 
mode can be found by substituting (2.18) into (2.10), (2.11), (2.15) and (2.16).                                  
SS T
gT
vv 1                                       (2.19) 
SS ToutT
vv 2                                      (2.20) 
SS T
M
S
T
v
L
Td
i 1
2
1 2
                                    (2.21) 
2
2
1
2
2 2 v
v
L
Td
i S
S
T
M
S
T
                                   (2.22) 
From (2.21), it can be observed that the average input current 
ST
i1 is proportional to the applied 
input voltage 
ST
v1 , which means that the low-frequency components of the input port obey 
Ohm’s law. Therefore, by defining the effective resistance Re as                                                
S
M
e Td
LdR 2
2)(                                        (2.23) 
the switch network input port is modeled as 
)(
1
1 dR
v
i
e
T
T
S
S
                                       (2.24) 
Then, the switch network output port is constructed from (2.22) and (2.23) as                   
S
S
SSS T
e
T
T
M
S
TT
p
dR
v
v
L
Tdvi 
)(2
2
12
1
2
22                      (2.25) 
Equations (2.24) and (2.25) show that the switch network input port behaves as the effective 
resistance Re, and the power consumed by Re is transferred to the switch network output port 
which acts as a source of power that can be represented by the dependent power source symbol. 
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Therefore, the corresponding averaged switch model of the flyback DC-DC converter in 
discontinuous conduction mode is modeled as in Fig. 2.9.  
 
In consequence, the switch network of the DCM flyback converter can be replaced by 
the averaged switch model (Fig. 2.9), and the equivalent flyback converter circuit is shown in 
Fig. 2.10. 
 
Fig. 2.10. Replacement of switch network in DCM flyback converter 
with the loss-free resistor model. 
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Fig. 2.9. Averaged switch model of flyback converter in DCM. 
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The equivalent circuit of the DCM flyback converter (Fig. 2.10) is usually used to obtain 
the conversion ratio M and duty cycle D by analyzing the DC network of the circuit. When the 
converter operates in steady state, the DC model of the equivalent circuit can be obtained (Fig. 
2.11) by letting the inductor and the capacitor become a short-circuit and an open-circuit, 
respectively. Under the assumption that the flyback converter system is lossless, the input power 
is transferred to the output load without a loss, resulting in 
R
V
R
V
P out
e
g
22
                                     (2.26)  
From (2.23) and (2.26), the conversion ratio M and the duty cycle D are  
M
S
eg
out
L
TRD
R
R
V
V
M
2
2
                            (2.27) 
g
SMoutout
V
FLIV
D
2                                 (2.28) 
where FS is the switching frequency (FS = 1/TS).  
 
 
 
 
Vg +–
–
+
Vout RRe(D)
P
Fig. 2.11. DC model of the DCM flyback converter with loss free resistor 
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2.3 Resonances in the Flyback DC-DC Converter  
In flyback DC-DC converters there are two kinds of resonances, which may result in 
significant switching losses: (1) a resonance between the magnetizing inductance LM and the 
switching-node capacitance Csw during the third subinterval in DCM, and (2) a resonance 
between the leakage inductance Llk and the switching-node capacitance Csw during the output 
diode conduction interval. Fig. 2.12 shows the flyback converter including the switching-node 
capacitance and a more general transformer model, including leakage inductance Llk. Because the 
leakage inductance cannot be removed in practical constructions of the flyback transformer, the 
inductance is added in series with the primary winding in the transformer model. The switching-
node capacitance is the total capacitances connected in parallel between the switching node and 
c
Q
+–Vg
LM
1 : n
Llk
D
Iout
Load
Transformer modelSnubber
–
+
Vclamp
Csw
DZ
Vsw
Vout
+
–
Cout
Fig. 2.12. Flyback converter including switching-node capacitance Csw, 
leakage inductance Llk, and voltage-clamp snubber diodes. 
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ground, which is a combination of drain-to-source capacitance of the MOSFET, transformer 
winding capacitance, and output capacitance of the snubber diodes.  
When the converter operates in DCM, ringing due to the resonance between the 
magnetizing inductance LM and the switching-node capacitance Csw is observed during the 
subinterval 3 (Q off, D off) as shown in Fig. 2.13. A quasi-resonant (QR) control with valley 
switching is widely adopted in flyback DC-DC converters to decrease the switching loss due to 
the switching-node capacitance by taking an advantage of near zero-voltage switching [21] – 
[24]. The valley switching technique forces the switch to turn on at the minimum switching-node 
voltage Vsw. An example of valley switching is shown in Fig. 2.13. The switching loss 
mechanism with the assumption that the valley switching is employed when the flyback 
converter operates in DCM is described in Chapter 3.  
When the switch Q is off and the output diode D starts to conduct, the leakage 
inductance Llk and switching-node capacitance Csw make resonance at the switching-node (Fig. 
2.13) since energy stored in the leakage inductance is transferred to the switching-node 
capacitance. It results in undesirable voltage oscillation at the switching node, producing large 
voltage spikes which would make the MOSFET fail unless the voltage rating of the MOSFET is 
sufficiently large. To overcome this issue, a Zener diode snubber is usually employed to clamp 
the resonant voltage, but the snubber may consume a significant power, which implies a tradeoff 
between the power consumed by the snubber and the MOSFET voltage rating. The details of this 
loss mechanism and techniques to decrease the loss are presented in Chapters 3 and 4, 
respectively. 
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2.4. Conclusions 
  A flyback DC-DC converter, which is employed as a test case for the proposed on-line 
efficiency optimization approach, is introduced in this chapter. Continuity of the magnetizing 
inductor current results in two operating modes, continuous conduction mode (CCM) and 
discontinuous conduction mode (DCM). Steady-state conversion ratios and duty cycles are 
derived in both CCM and DCM using the principles of inductor volt-second balance and 
capacitor charge balance [20]. Resonance mechanisms, which can significantly affect switching 
losses, are briefly described. Chapters 3 and 4 address approaches to reducing the switching 
losses due to the resonances. 
Fig. 2.13. Example of quasi-resonant (QR) control with valley 
switching in DCM. 
Valley switching 
Vg = 140V, Vout = 18V, Iout = 0.6A, FS ~ 100kHz 
Vsw
c
21 
 
 
Chapter 3 
Power Loss Modeling for Efficiency Optimization 
 
Sufficiently detailed loss models are necessary in order to perform efficiency 
optimization over design and controller parameters. This chapter describes power loss modeling 
in conventional flyback converters and presents model verification by comparisons with 
experimental results.  
 
3.1 Power Loss Modeling 
The approaches to loss modeling adopted in the thesis, which are based on well known 
or published results, are briefly summarized in this section. A constant operating temperature 
(60ºC) is assumed in all models. 
 
3.1.1 Conduction Losses 
Conduction losses are modeled based on approximate converter waveforms from an 
ideal-switch converter model. The transistor Q on-resistance Ron, as well as the diode D, forward 
voltage drop VF, series resistance RD, as well as effective series resistances (ESRs) of input and 
output capacitors are taken from the component data sheets. The DC resistances of primary and 
secondary sides in a flyback transformer are calculated from the winding structures by using   
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w
transdc A
lR ,                                    (3.1) 
where ρ is the wire resistivity, l is the length of the wire used for the flyback transformer windings 
in primary or secondary sides, and Aw is the cross-sectional area of the wire used for the 
corresponding windings.  
 
3.1.2 Switching Loss Due To Switching-Node Capacitance 
 At the end of each switching period, the energy stored in the non-linear switching-node 
capacitance is dissipated when the switch is turned on. Assuming the controller employs valley 
switching in DCM to have an advantage of decreased switching loss, the valley switching 
voltage (Vsw) is estimated as follows in DCM: 
OSCcycleTNFout
gsw en
VVVV                             (3.2) 
M
r
L
R
2
                                        (3.3) 
5.03 



OSC
S
cycle T
TDroundN                              (3.4) 
where TOSC is an oscillation period and Rr is a damping resistance. In CCM, 
n
VVVV Foutgsw
                                  (3.5) 
The switching-node capacitance consists of a non-linear drain-to-source capacitance of 
the MOSFET, and a winding capacitance of the transformer. The loss is modeled as  
sswSswwsw FVEFVCP )(2
1 2                               (3.6) 
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where Cw is the winding capacitance and E(Vsw) is the energy stored in the MOSFET drain-to-
source capacitance as a function of the switching-node voltage, which is usually available from 
the MOSFET data sheet. The winding capacitance is calculated by measuring the ringing period. 
 
3.1.3 Switching Loss Due To Leakage Inductance 
 The leakage inductance is analytically modeled from the transformer winding structure 
as described in [25]. The waveforms associated with the dissipative snubber in Fig. 2.12 are 
shown in Fig. 3.1.  
When the switch Q turns off at t = dTS, the output diode D conducts and the current starts 
to flow through the diode (iD). At the same time, the energy stored in the leakage inductance 
begins to be discharged – the snubber diode conducts (Ds) and the leakage inductance current 
(ilk) flows through the snubber until the diode current builds up as shown in Fig. 3.1. The 
switching loss due to the leakage inductance (Pclamp) is expressed as  
SCpkQclampclamp FTiVP  ,2
1                            (3.7) 
From the analysis of the leakage inductance current waveform, the time for the diode current to 
build up (TC) is found as 
 S
outclamp
g
lkM
lk
outclamp
lkpkQ
C DTVnV
nV
LL
L
nVV
Li
T  /
,                   (3.8) 
By inserting (3.8) into (3.7), the switching loss due to the leakage inductance can be expressed as  
S
outclamp
clamp
pkQlkclamp FVnV
nV
iLP 
2
,2
1
                           (3.9) 
where Vclamp is the snubber Zener voltage, and Imax,Q is the peak MOSFET current. 
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Fig. 3.1. Waveforms associated with the dissipative snubber: iM (magnetizing
current), iQ (MOSFET current), iD (output diode current), ilk (leakage
inductance current), isnub (current through snubber Zener diode), and Vsw
(switching-node voltage). 
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3.1.4. Transformer Proximity Loss and Core Loss 
 The 1-D model of the proximity loss is constructed using the approach presented in [26]. 
Fig. 3.2 shows examples of winding structures in non-interleaved and interleaved transformers 
for the loss modeling – 2 layers on the primary side and 1 layer on the secondary side, together 
with magnetomotive force (MMF) distributions in DCM. The MMF distribution in each 
transformer winding layer is found in time domain and decomposed into sinusoidal harmonics by 
Fourier series analysis. The power loss density is then computed for each harmonic and power 
loss densities over all harmonics are summed to find the proximity loss in each layer. The 
corresponding loss model in each layer (Pprox,layer) is as follows [26]: 
     
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So
i F
                                       (3.15) 
where Rlayer is the DC resistance of a layer, Nl is the number of turns in a layer, lw is the layer 
width or winding width, d is a diameter of the wire used in a layer, and µo is the permeability of 
free space equal to 4π·10-7 H/m.   
The air-gap of the transformer may have a significant influence on the AC winding 
resistance due to the fringing effects [27], [28]. However, these effects have not been included 
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Fig. 3.2. Examples of transformer winding structures and MMF distributions 
for proximity loss modeling.  
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because of difficulties in incorporating necessary 2-D or 3-D finite element analysis in the 
optimization process. 
The Steinmetz equation is generally used for core loss modeling when the magnetic flux 
density B is sinusoidal,  

maxBfkPcore                                (3.16) 
where f is the frequency of sinusoidal ac excitation of magnetic flux density, Bmax is the peak ac 
flux density amplitude, and k, α, and β are Steinmetz parameters. The manufacturers of magnetic 
core materials provide the data of core loss as a function of flux density with different 
temperatures and frequencies, as shown in Fig. 3.3, which is based only on sinusoidal excitation 
of magnetic flux density. So the Steinmetz parameters (k, α, and β) can be found from the data of 
core loss and curve fitting of the loss data to (3.16).  
 
Fig. 3.3. Core loss as a function of flux density (PC44 power ferrite of TDK). 
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However, the magnetic flux density is not sinusoidal and the Steinmetz equation cannot 
be applied to core loss calculation of standard switch-mode power supplies such as the flyback 
converter. The improved Generalized Steinmetz Equation (iGSE) has been introduced in [29] to 
calculate the core loss, which allows for arbitrary (non-sinusoidal) waveforms. The magnetic 
flux density trajectory is split into major and minor loops to calculate the modified expression for 
time-average core loss (3.17) in which the same Steinmetz parameters (k, α, and β) are used.  
  ST i
S
core dtBdt
dBk
T
P
0
)(1 

                       (3.17) 
where  
     d
kki   2cos2 201            
              (3.18) 
 
3.2 Comparisons with Experimental Efficiency Characterization Results  
 The experimental setup – shown in Fig. 3.4 – consists of a 65-W flyback DC-DC 
converter power stage [30] interfaced to a Virtex IV FPGA development board used as a digital 
controller, a programmable DC power supply, an electronic DC load, and efficiency 
characterization routines implemented in MATLAB on a PC.  
The parameters of the power stage prototype in [30], which is used as a baseline design in 
this chapter, are: Vg = 130V ~ 300V, Vout = 18V, Iout = 50mA ~ 3A, n = 0.22, LM = 270µH, Llk = 
5.2µH, Vclamp = 150V, H = 0.07. For the transformer a PQ 26/25 core of PC44 power ferrite 
(TDK) is used and the primary side is wound with N1 = 32 turns of 0.5 mm TEX-E wire, while 
the secondary side has N2 = 7 turns of 3 parallel AWG24 wires. 
29 
 
 
(a) 
(b) 
1 : n
DC 
Supply
130 –
300V
DC 
Load
Vout 0.05 –
3A
+
-
Vg
+
-
Qc
SDCM
VDCM
H
Vclamp
+
-
D
Digital Controller
(Adjustable switching frequency)
PC/MATLAB
DCM 
Comparator
Iout
Fig. 3.4. Experimental setup for efficiency characterization. 
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During efficiency characterization, the MATLAB/PC controls the DC power supply and 
the DC load as well as the switching frequency of the converter, and measures the input and 
output power. The digital controller regulates the output voltage via switch on-time, and 
communicates with MATLAB to receive the switching period command and commands to turn 
on or off the valley switching, and to send regulation status, on-time and DCM/CCM status. 
Valley switching is implemented using a state-machine in the digital controller, similar to [31]. If 
valley switching is enabled, the digital controller detects DCM comparator signal (SDCM) to 
measure and store the oscillation period of the ringing (TOSC). After the switching period set from 
MATLAB expires, the state machine waits for SDCM transition and extends the switch off-time by 
TOSC/4 such that the switch turns on at the minimum switching-node voltage in DCM.   
In order to collect the efficiency data, the switching frequency was swept from 20kHz to 
200kHz with a 10kHz step, with or without valley switching at various load currents (50mA ~ 
3A) and input voltages (130V ~ 300V). 
 To validate the loss modeling, Fig. 3.5 shows a comparison of the power losses 
predicted by the model with the results obtained from the experimental characterization 
described in Section 3.2. The loss modeling predicts the total power dissipation within 5% of the 
measurement results. It should be noted how the valley switching results in significantly 
decreased power losses as shown in Fig. 3.5 (a), which is desirable for improved efficiency in 
DCM operation. At intermediate loads the power loss curves are relatively flat over the entire 
switching frequency range because the output diode conduction loss and the loss due to the 
leakage inductance are dominant.  
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3.3 Conclusions 
 Power losses in a conventional flyback DC-DC converter are analyzed and modeled. 
The loss models are relatively simple but sufficiently detailed accurate for efficiency 
characterization and optimization over wide ranges of operating conditions. The detailed power 
loss modeling predicts the power dissipation within 5 % of experimental results. The 
experimental and power loss modeling results show that efficiency can be improved using valley 
switching in DCM. The best efficiency is obtained close to DCM/CCM boundary at heavy loads, 
and at a minimum frequency (20 kHz) at light loads. At intermediate loads, power loss curves are 
relatively flat over a range of switching frequencies due to the switching loss caused by the 
leakage inductance, and the conduction loss associated with the output diode. 
 
(a) Power loss as a function of frequency at Vg = 130V and Iout = 0.25A 
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(c) Power loss as a function of frequency at Vg = 200V and Iout = 2.5A and Iout = 3A
Fig. 3.5. Power loss characterization at light, intermediate and heavy loads: comparison 
of results based on loss modeling and based on experiments. 
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(b) Power loss as a function of frequency at Vg = 200V and Iout = 0.7A and Iout = 1A
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Chapter 4 
Efficiency Optimization in Flyback DC-DC Converters 
 
Compared to a conventional flyback topology described in Chapters 2 and 3, various 
more advanced topologies have been proposed to improve efficiency. For example, the active-
clamp flyback converter features soft switching and recycling of the energy stored in the leakage 
inductance (Llk) [32] − [35]. Another approach is to replace the output diode with a synchronous 
rectifier, thus reducing the dominant conduction loss in relatively low output voltage applications 
[36] − [38]. However, these modifications come at increased cost. A number of switch-mode 
power supply design optimization approaches have been described in the literature [14] – [19]. In 
this chapter the optimization procedure, similar to [16], is proposed to optimize power stage 
design parameters (i.e. turns ratio n, number of turns in primary side N1, MOSFET Q, and 
snubber diode Zener voltage Vclamp) and controller parameters (switching frequency FS and 
operating modes) based on detailed power loss models described in Chapter 3 and multi-variable 
non-linear optimization over wide ranges of operating conditions, while keeping low cost of the 
converter power stage. A valley switching technique is applied to reduce MOSFET turn-on 
switching loss in discontinuous conduction mode (DCM). An optimization procedure is 
formulated to minimize power loss weighted over a range of operating points, under a cost 
constraint. Experimental results with a 65 W flyback prototype demonstrate that combined 
34 
 
design-time optimization and controller optimization can lead to significant efficiency 
improvements. 
 
4.1 Efficiency Optimization Procedure 
A flyback converter design requires many trade-offs and iterations with a large number of 
design variables. The first step of the optimization procedure is to determine the external 
specifications of the converter (e.g. range of operating conditions, Vg,i and Iout,j) and component 
limits used as constraints in the optimization. The core size, core material and the output diode 
are defined as the constraints in this optimization, and are kept the same as in the original 
baseline design [30], so that the power-stage cost remains essentially the same. Other constraints 
are defined for the selection of wires in the transformer, magnetizing inductance and the clamp 
voltage Vclamp in the snubber. Round wires are used for transformer windings and a window area 
is filled such that copper losses due to the DC resistances are minimized as described in [20]. 
The magnetizing inductance is determined for the core not to be saturated using 
CQM ABNIL max1max,                               (4.1) 
where N1 is the number of turns on the primary side, Bmax is the maximum flux density and AC is 
the cross-sectional area of the given core. The maximum possible clamp voltage Vclamp is selected 
based on the voltage rating of the selected MOSFET to minimize the leakage inductance loss 
given by (3.9). The interleaved transformer is employed in the optimization process because the 
leakage inductance can be significantly reduced compared to the non-interleaved transformer 
[27]. Furthermore, it was assumed that the controller employs valley switching at all DCM 
operating points.  
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Fig. 4.1 shows a flowchart of the optimization procedure, which is divided into two 
optimization processes. The most inner loop is the switching frequency optimization (i.e. the 
controller optimization) for a given set of design parameters and for a given set of operating 
points of interest. In the outer loop (i.e. the design optimization), the variable design parameters 
include the turns-ratio (n), the number of turns on the primary side (N1) and the MOSFET (Q). 
The objective function f is defined as a weighted sum of the converter losses over the set 
of operating points, 

ji out
loss
ji jiP
jiPf
,
, ),(
),(                                (4.2) 
 
ji
ji
,
, 1                                   (4.3) 
Note that the loss Ploss(i,j) at an operating point (i,j) is normalized by the output power at 
the same operating point and weighted by a factor αi,j. The weight factors (αi,j) determine the 
importance of efficiency at each operating point. The process employs MATLAB function 
(fmincon) for multi-variable non-linear constrained optimization. The end results of the 
optimization procedure are the design parameters of the power stage and the optimum switching 
frequency to be implemented in the controller. This is particularly well suited for digital 
controller realization, where the optimum switching frequency can be easily programmed as a 
function of the operating point.  
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Set operating point (i, j)
Frequency optimization and 
storage of minimized loss
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f
,
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),(
N, N1
MOSFET, Qk
Minimize function  f
over N, N1, Fs
Optimum design parameters: 
Qopt, Nopt, N1,opt
Optimum switching frequency: Fs,opt
Non-linear constrained 
optimization over N and N1
Sweep over 
MOSFETs Qk
Non-linear constrained 
optimization over Fs
Core size and core material, output diode, 
operating points, selection of MOSFETs
: Design optimization
: Controller optimization
: Constraints
Fig. 4.1. Block diagram of efficiency optimization procedure. The optimum 
design parameters (n, N1 and MOSFET) and optimum switching frequency 
(FS) as functions of operating point (Vg, Iout) can be found simultaneously 
based on experimentally verified power loss models and multi-variable non-
linear constrained optimization process. 
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4.2 Optimization Results 
 Fig. 4.2 shows nine operating points considered, and summarizes three cases taken as 
examples of the optimization procedure. The first case is that nine operating points – 
combinations of minimum, intermediate, and maximum input voltage, and minimum, 
intermediate, and maximum load current – are selected and equally weighted (αi,j = 1/9). This 
choice of the weights corresponds to a design where efficiency at each operating point is 
considered equally important. Equivalently, in this case the total power loss is minimized under 
the assumption that the time the converter spends at an operating point is inversely proportional 
to the output power. In the other two optimization examples, only one operating point is 
considered, α1,1 = 1, or α3,2 = 1, respectively. 
 
Fig. 4.2. Three optimization examples: case 1 (αi,j = 1/9), case 2 (α1,1 = 1) 
and case 3 (α3,2 = 1). 
Iout,j (A)
Vg,i (V)
(1,2)
(1,1) (2,1) (3,1)
(2,2) (3,2)
(1,3) (2,3) (3,3)
Iout,3 = 3
Iout,2 = 1
Iout,1 = 0.05
Vg,1 = 130 Vg,2 = 200 Vg,3 = 300
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The ranges of design parameters and switching frequency are shown in Table 4.1. Two 
types of Infineon 600V MOSFETs and two types of 800V MOSFETs were considered. The 
voltage and current ratings of the considered MOSFETs, together with unit costs (1,000 pricing, 
Mouser Electronics), are shown in Table 4.1. Minimum and maximum boundaries of the turns-
ratio are 0.15 and 0.50, respectively. The number of turns on the primary side is between 20 and 
50. The switching frequency range covers DCM and CCM operations at most of the considered 
operating points.  
 
Table 4.2 shows the optimization results for the 3 examples, in comparison with the 
original baseline design [30]. Note that the optimized design and the controller parameters are 
different in the 3 cases because of the different weight factors. In all cases, the 800V, 6A 
MOSFET was selected, the cost of which is slightly lower compared to the 600V, 11A MOSFET 
in the original baseline design. The MOSFET having a higher voltage rating results in reduced 
switching loss because it allows a higher clamp voltage, which reduces the loss (3.9) associated 
with the leakage inductance. Furthermore, the MOSFET with a higher on-resistance and a 
smaller output capacitance results in lower losses in these examples. The largest loss reduction 
Table 4.1. Ranges of design parameters 
Parameters Ranges for optimization 
MOSFET 
600V, 06A (SPP06N60C3, $ 0.767) 
600V, 11A (SPP11N60C3, $ 1.160) 
800V, 06A (SPP06N80C3, $ 1.070) 
800V, 11A (SPP11N80C3, $ 1.690) 
n 0.15 ~ 0.50 
N1 20 ~ 50 
FS 20kHz ~ 400kHz 
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effect can be attributed to the reduction in the leakage inductance value by about one half due to 
the interleaved transformer windings.  
Table 4.3 presents maximum efficiencies obtained from the optimization processes in 
the 3 cases compared to the baseline design, together with a comparison of the optimum 
switching frequencies. Compared to the original design, efficiency is improved by more than 3% 
in all 3 cases. Note that cases 2 and 3 result in the best efficiencies at the particular operating 
points (1, 1) and (3, 2), respectively. 
Table 4.2. Results of design optimization 
 Case 1  
(αi,j = 1/9) 
Case 2  
(α1,1 = 1) 
Case 3  
(α3,2 = 1) 
Original design 
[30] 
MOSFET 800V, 6A (SPP06N80C3)
800V, 6A 
(SPP06N80C3)
800V, 6A 
(SPP06N80C3)
600V, 11A 
(SPP11N60C3)
n 0.20 0.16 0.25 0.22 
N1 34 32 36 32 
LM 360µH 320µH 405µH 270µH 
Llk 2.6µH 2.4µH 2.7µH 5.2µH 
Vclamp 400V 400V 400V 150V 
Transformer Interleaved Interleaved Interleaved Non-interleaved 
Wire in 
primary side AWG#23 AWG#22 AWG#23 
TEX–E 
(0.5mm) 
Wire in 
secondary 
side 
AWG#15 AWG#14 AWG#16 3×AWG#24 
# of layers 
in primary 
side 
2 2 2 2 
# of layers 
in secondary 
side 
1 1 1 1 
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Fig. 4.3 shows efficiency characterizations for the optimization case 1 (equal weights for 
all 9 considered operating points): comparisons between the optimization and experimental 
results ((a), (c) and (e)), and optimum switching frequency as a function of load current with 
different input voltages ((b), (d) and (f)). The optimization results predict the efficiency within 
0.3% and the switching frequency within 10 kHz under various operating conditions. 
Efficiencies greater than 92% are achieved under most operating conditions except at very light 
loads, with improvements of more than 3% compared to the original baseline design.  
Table 4.3. Maximum efficiencies and optimum switching frequencies  
in 3 cases at 9 different operating conditions 
 
 
Case 1  
(αi,j = 1/9) 
Case 2  
(α1,1 = 1) 
Case 3  
(α3,2 = 1) 
Original design 
[30] 
ηmax 
(%) 
Fs,opt 
(kHz) 
ηmax 
(%) 
Fs,opt 
(kHz) 
ηmax 
(%) 
Fs,opt 
(kHz) 
ηmax 
(%) 
Fs,opt 
(kHz) 
130V, 
50mA (1,1) 91.2 20 91.2 20 91.1 20 88.6 20 
130V, 1A 
(1,2) 93.4 150 93.4 210 93.3 100 89.8 180 
130V, 3A 
(1,3) 92.8 100 92.6 140 92.7 70 89.0 120 
200V, 
50mA (2,1) 88.6 20 88.7 20 88.4 20 85.1 20 
200V, 1A 
(2,2) 92.6 140 92.7 180 92.7 110 89.6 190 
200V, 3A 
(2,3) 92.7 70 92.5 110 92.6 80 89.6 90 
300V, 
50mA (3,1) 83.5 20 83.7 20 83.1 20 80.1 20 
300V, 1A 
(3,2) 92.0 30 91.7 40 92.1 30 89.3 70 
300V, 3A 
(3,3) 92.6 90 92.5 140 92.6 60 89.7 110 
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(a) Optimum efficiency as a function of load current at 130V 
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(b) Optimum switching frequency as a function of load current at 130V 
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(d) Optimum switching frequency as a function of load current at 200V 
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(c) Optimum efficiency as a function of load current at 200V 
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Fig. 4.3. Optimum efficiency ((a), (c) and (e)) and optimum switching frequency 
((b), (d) and (f)) as functions of load current for case 1 optimum design, and the 
original design shown in Table 4.2 with 3 different input voltages  
(130V, 200V, and 300V). 
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(e) Optimum efficiency as a function of load current at 300V 
(f) Optimum switching frequency as a function of load current at 300V 
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Several interesting features of the optimum switching frequencies and operating mode 
can be deduced from the optimization and efficiency characterization results. The optimum 
switching frequency at light loads is in the vicinity of the lowest allowed switching frequency 
(20 kHz) because of dominant switching losses due to the switching-node capacitance. The 
optimum frequency at heavy and intermediate loads is close to the DCM/CCM boundary (i.e. 
close to the critical frequency) because the valley switching does not occur in CCM and the 
switching loss due to the switching-node capacitance increases abruptly as the converter moves 
from the DCM/CCM boundary to CCM. The optimum frequency drops below the DCM/CCM 
boundary frequency as the load drops below a value that depends on the input voltage. Another 
interesting point is that the best efficiency can be achieved in CCM at low input voltages and at 
heavy loads, as shown in Fig. 4.3 (b), when conduction losses are more dominant. 
In conclusion, the best operating mode and the optimum switching frequency can be 
found from the optimization procedure and programmed in a digital controller as functions of the 
measured or estimated operating conditions. Fig. 4.4 shows a summary of the best operating 
modes. The controller employs valley switching under all DCM operating conditions and selects 
the appropriate operating modes in different regions – a minimum fixed switching frequency at 
light loads (20kHz), a switching frequency stored in a look-up table at loads where the optimum 
frequency is below the DCM/CCM boundary frequency, operation close to critical conduction 
mode (DCM/CCM boundary) at intermediate and heavy loads, and operation in CCM at low 
voltages and at heavy loads. Experimental waveforms for the representative operating points A – 
D in Fig. 4.4 are shown in Fig. 4.5. 
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CCM
Critical conduction mode with 
valley switching
Fixed switching frequency 
(Fs = 20kHz)
Iout (A)
Vg(V)
3
2.5
2
1
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D
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C
Fig. 4.4.  Operating modes based on operating conditions. 
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Vsw
c 
Vg = 130V, Iout = 0.5A 
(b) Waveforms at point B (switching frequency below DCM/CCM boundary, 
Fs = 90 kHz) 
 
(a) Waveforms at point A (fixed minimum switching frequency, Fs = 20 kHz) 
Vsw
c 
Vg = 130V, Iout = 50mA 
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Fig.4.5. Waveforms of switching-node voltage (Vsw) and control signal (c) at
different operating modes: point A (a), point B (b), point C (c) and point D (d). 
(c) Waveforms at point C (critical conduction mode, Fs = 150 kHz) 
Vsw 
c 
Vg = 130V, Iout = 1A 
(d) Waveforms at point D (CCM, Fs = 100 kHz) 
Vsw
c 
Vg = 130V, Iout = 3A 
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4.3 Conclusions 
 Efficiency of a DC-DC flyback converter is characterized and optimized over wide 
ranges of operating conditions based on detailed power loss models and multi-variable non-linear 
constrained optimization. The proposed optimization approach can be separated into two 
optimization processes – the design parameter optimization and the controller parameter 
optimization – enabling the power stage design and the controller design simultaneously while 
keeping low cost and resulting in significant efficiency improvements. Furthermore, this 
approach is very suitable for a digital control implementation because the optimum controller 
parameters can be simply stored in a look-up table. The optimization results for 3 design 
examples are shown, one of which is experimentally verified. The optimization and experimental 
results for a 65-W flyback converter show that efficiency can be significantly improved over 
wide ranges of operating conditions. 
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Chapter 5 
Digital Controller Design for On-Line Efficiency Optimization 
 
 This chapter presents a relatively simple look-up table based digital control approach for 
on-line efficiency optimization over wide ranges of operating conditions. The proposed digital 
controller allows programmable modes of operation in the look-up table based on efficiency 
characterization and optimization. The proposed approach is simpler and more general compared 
to other on-line efficiency optimization techniques. Programmability of the optimum controller 
parameters is discussed in Section 5.1. A particular problem has been observed related to 
undesirable frequency hopping in mode 2 (look-up table based frequency operation), or over 
different operating modes, where the controller tends to jump between different switching 
frequencies corresponding to different numbers of DCM oscillation periods. This behavior, 
commonly observed in other valley-switching control schemes, is undesirable because of 
increased output voltage ripple and possible audible noise. Section 5.2 presents solutions to this 
problem and experimental results, together with analysis of efficiency improvements due to the 
optimization processes. Section 5.3 addresses dynamic operation of the controller. To improve 
large-signal transient responses, a gain-scheduled compensator is employed, and a new control 
scheme, named the k-control, is proposed such that the valley switching points dynamically 
change during transients. Small-signal ac models are derived and analyzed both in DCM and in 
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CCM to determine the compensator and k-control parameters over different operating modes. 
This chapter is concluded in Section 5.4. 
 
5.1 Optimum Controller Parameters Based On Efficiency Optimization  
Fig. 5.1 shows a block diagram of the proposed digital controller, around a conventional 
flyback DC- DC converter. As described in Chapter 4 and [39], the proposed efficiency 
optimization approach results in the optimum power stage parameters under a cost constraint, 
and optimum controller parameters: operating modes and switching frequencies FS over various 
Fig. 5.1. Block diagram of a digital controller with look-up table based on-line 
efficiency optimization for a conventional flyback DC-DC converter. 
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operating conditions. The optimum controller parameters can be programmed in the digital 
controller, which presents simpler and more general approach compared to other on-line 
efficiency optimization approaches.  
The digital controller is designed for the optimization case 1, where all operating points 
are equally weighted (αi,j = 1/9) as presented in Chapter 4. The constrained and optimized 
parameters of the 65-W power stage prototype are summarized in Table 5.1.  
 
The four different operating modes and optimum switching frequencies obtained from 
the efficiency optimization approach are shown as functions of the operating conditions (input 
voltage Vg and input current Ig) in Fig. 5.2 (a) and (b). Note that the optimum controller 
parameters are characterized over a range of input current instead of output current because the 
input current is sensed to detect the operating conditions. The near-linear mode boundaries 
Table 5.1. Flyback power stage parameters 
Parameters Values 
Input voltage, Vg 130 – 300V 
Output voltage, Vout 18V 
Load current, Iout 0.05 – 3A 
Switching frequency, FS 20 – 200kHz 
Turns ratio, n 0.20 
Magnetizing inductance, LM 360µH 
Leakage inductance, Llk 2.6 µH 
Transformer type Interleaved 
MOSFET, Q 800V, 6A (SPP06N80C3) 
Output capacitance, Cout 4,500 µF 
Clamp voltage, Vclamp 400V 
 
52 
 
Ig (A)
Vg (V)
0.11
0.10
0.08
0.09
0.07
0.06
0.05
140 160 180 200 220 240 260 280 300
0.12
40kHz
100kHz
150kHz
140kHz
150kHz
60kHz
30kHz
50kHz
80kHz
130kHz
130kHz
100kHz
60kHz
40kHz
130kHz
80kHz
40kHz
120kHz
70kHz
40kHz 40kHz
40kHz40kHz
70kHz
120kHz
70kHz
110kHz
60kHz
110kHz
0.13
Fixed switching frequency (FS
= 20kHz) (mode 1)
CCM (mode 4)Ig (A)
Vg (V)
0.35
0.30
0.20
0.25
0.15
0.10
0.05
140 160 180 200 220 240 260 280 300
Overload
(b)
(a)
Fig. 5.2. (a) Optimum operating modes 1 – 4 as functions of operating conditions 
(input voltage Vg and input current Ig) and (b) optimum switching frequency FS,OPT
stored in the look-up table for mode 2.  
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simplify the look-up table in the controller. The modes include operation at a minimum fixed 
switching frequency (20kHz) (mode 1), a switching frequency with valley switching (below a 
critical switching frequency) stored in a look-up table (mode 2), operation close to the critical 
conduction mode with valley switching (mode 3), and operation in continuous conduction mode 
(CCM) at optimum switching frequencies stored in a look-up table (mode 4). The switching 
frequency look-up table in mode 2 is designed such that the optimum switching frequency is 
assigned at the center of the corresponding slots. Efficiency at the boundaries related to input 
current deviates around 0.1% from the optimum efficiency. As shown in Fig. 5.2(b), the look-up 
table size is relatively small, having 29 entries. Fig. 5.3 presents efficiency deviation as a 
function of the number of look-up table entries, which illustrates how granularity of the look-up 
table is a trade-off between the table size and the efficiency loss due to operation away from the 
optimum switching frequency.  
 
Fig. 5.3. Efficiency deviation as a function of the number of look-up table entries. 
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5.2 Static Operation of the Proposed Digital Controller  
As commonly observed in other approaches based on valley switching, undesirable 
frequency hopping can occur in mode 2, where the target switching frequency is set in the look-
up table as a function of input voltage and input current, or over different operating modes. The 
controller tends to jump between different switching frequencies corresponding to different 
numbers of DCM oscillation periods. This behavior is undesirable because of increased output 
voltage ripple and possible audible noise. In this section it is shown how the frequency hopping 
problem is caused by two different mechanisms, and solutions are proposed, together with digital 
controller implementation and corresponding experimental results 
  
5.2.1 Frequency Hopping Mechanism #1  
Valley switching is implemented using a state-machine in the digital controller, similar 
to [31]. The state-machine is programmed such that the switch turns on at the first valley 
switching point after the optimum switching period TS,OPT stored in the look-up table. However, 
the valley switching point does not pass the boundary of the optimum switching period 
consistently at certain operating conditions, resulting in the frequency hopping by one DCM 
oscillation period in mode 2 (Fig. 5. 4). 
An approach to addressing this frequency hopping mechanism in an analog control 
scheme has been proposed in [40], using an adaptive blanking time control. In [40] two blanking 
times (Tlimit1 and Tlimit2) and a window detection time (TC) are properly determined and the 
blanking times are adaptively changed under certain load conditions.  
The digital controller allows a relatively simple approach to eliminating the frequency 
hopping mechanism #1, by storing the optimum valley switching points kopt in the look-up table 
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instead of the optimum switching periods or frequencies. The state-machine can be easily 
modified such that the valley switching points are counted. The switch turns on at the valley 
switching point kopt stored in the look-up table. The optimum valley switching points are 
obtained from the power loss model used for the controller optimization described in Chapter 4. 
Another advantage of this approach is that a smaller look-up table can be obtained compared to 
the look-up table storing the optimum switching period (Fig. 5.2 (b)). Fig. 5.5 shows the 
optimum operating modes and the modified look-up table for mode 2 in terms of the optimum 
valley switching points kopt with measured switching frequencies in each slot. The measured 
switching frequencies corresponding to the optimum valley switching points are comparable to 
the optimum switching frequencies obtained from the controller optimization. Valley switching 
is not employed in mode 1 because at long switching periods the oscillation decays so valley 
switching benefits are lost. Instead, in mode 1, the converter operates at a pre-set minimum 
switching frequency (20 kHz). 
3rd valley 
switching point 
(k = 3)
c
TS,OPT TS,OPT
4th valley 
switching point 
(k = 4)
t
Vsw
Fig. 5.4. Example of frequency hopping mechanism#1 (switching-node 
voltage (Vsw) and control signal (c)) – jumping from 3rd valley switching 
point (k = 3) to 4th valley switching point (k = 4). 
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Fig. 5.5. (a) Optimum operating modes 1 – 4 as functions of operating conditions 
(input voltage Vg and input current Ig) and (b) optimum valley switching points 
(kopt) stored in the look-up table for mode 2.  
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5.2.2 Frequency Hopping Mechanism #2  
As implied by the loop-up table shown in Fig. 5.5, the valley switching points are 
abruptly changed at specific values of the input current or the input voltage. Smooth changes of 
optimum valley switching points depend on the size of each slot in the look-up table. The smaller 
the size of the slots, the smoother the changes are across the slots. When the input current or the 
input voltage is at a slot boundary, switching frequency hopping is observed due to jumps in the 
selected values of kopt.  
 
To address this frequency hopping mechanism, hysteresis bands are used at the look-up 
table slot boundaries. Fig. 5.6 shows an example of how the hysteresis is applied to one of the 
boundaries. Line 2 is an existing boundary and line 1 is a boundary of the added hysteresis band. 
Fig. 5.6. Example of a hysteresis band added to a boundary in mode 2. 
140 Vg (V)
Ig (A)
0.072
0.075
kopt = 4
kopt = 14
line 1
line 2
case 1 case 2
– ΔTON
+ ΔTON
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The value of kopt is decided according to operating conditions. For example, if the input current Ig 
smoothly increases and passes line 1 (case 1), the valley switching point kopt changes to 4. At the 
same time, ΔTON is subtracted from the switch on-time TON to minimize the disturbance caused 
by the change in kopt. Upon this transition, the boundary changes to line 2. If the input current 
smoothly decreases and passes across line 2 (case 2), the hysteresis function is performed in the 
direction opposite to case 1.  
 
5.2.3 Digital Controller Implementation 
As shown in Fig. 5.1, the feedback control loop consists of sensing and A/D conversion 
of the output voltage, a compensator which computes the switch on-time TON once per switching 
cycle, and a variable-frequency modulator implemented as a state machine. Detailed modulator 
implementation in the controller is presented in Appendix A. The input current, along with the 
input voltage, are sensed once per switching period, using a relatively slow, low-resolution A/D 
converter. The sensed values are low-pass filtered using an analog RC filter to obtain averaged 
values indicative of the operating point. The bandwidth of the RC filter is determined as a 
compromise between speed of efficiency optimization actions, and sensitivity of the controller. 
The efficiency optimizer block includes a look-up table which outputs the optimum valley 
switching points kopt for modes 1 – 3, and the optimum switching periods TS,CCM for mode 4.  In 
order to achieve smooth mode transitions and consistent dynamic responses, the compensator 
parameters (gain Gm, zeros Z1, Z2) are also updated by the efficiency optimizer block. The 
compensator parameters are selected from small-signal modeling analysis over various operating 
conditions, as discussed further in Section 5.3. 
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5.2.4 Experimental Results 
Fig. 5.7 presents measured steady-state waveforms of the switching-node voltage Vsw 
and control signal c at the representative operating points A – D in Fig. 5.5 (a) and (b), showing 
how the controller properly selects the modes and the valley switching points kopt. 
Fig. 5.8 presents comparisons of efficiencies as functions of the load current with 3 
different input voltages (140V, 220V and 300V), for 3 cases: (case 1) efficiency based on the 
results of efficiency optimization using power loss modeling and multi-variable non-linear 
constrained optimization, (case 2) experimentally measured efficiency with the same 65-W 
flyback prototype using the proposed digital controller with on-line efficiency optimization, and 
(case 3) experimentally measured efficiency of the 65-W flyback prototype [30] with the analog 
green-mode controller [5] used as a baseline in this comparison. An assumption is made that a 
custom digital controller chip implementing the proposed techniques would have the same or 
lower power consumption as the baseline analog controller. As shown in Fig. 5.8, model based 
optimization and actual experimental results are consistent at all operating points (within 0.3%), 
except at very light loads due to a loss in the resistive voltage divider used for input voltage 
sensing, which was not included in the loss model. Efficiency of the optimized flyback prototype 
with the digital controller (case 2) exceeds 92% at all operating points over approximately 3:1 
range of input voltages and 10:1 range of loads, with significant improvements of more than 3% 
at intermediate and heavy loads to about 8% at very light loads and low voltages compared to the 
baseline design (case 3).  
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(a) Waveforms at point A (mode 1) 
Vg = 140V, Iout = 0.1A, kopt > 14, FS = 20kHz 
Vsw
c 
(b) Waveforms at point B (mode 2)  
Vg = 140V, Iout = 0.6A, kopt = 4, FS ~ 100kHz
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Vsw
c 
Vg = 140V, Iout = 1.5A, kopt = 1, FS ~ 100kHz
(c) Waveforms at point C (mode 3)  
Vg = 140V, Iout = 3A, kopt = 0, FS = 100kHz
(d) Waveforms at point D (mode 4)  
Vsw 
c 
Fig. 5.7. Steady-state waveforms (switching-node voltage (Vsw) and 
control signal (c)) measured at points A – D in Fig. 5.5.  
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5.2.5 Efficiency Improvements Analysis  
So far, it is verified that the proposed on-line efficiency optimization approach based on 
the cost-constrained concurrent power stage/controller optimization and the look-up table based 
digital controller improves efficiency over wide ranges of operating conditions. In this section, 
the efficiency improvements are discussed with respect to contributions by the power stage and 
controller modifications, respectively.  
For experimental verifications of efficiency improvements due to the power stage 
optimization, power stage design parameters of the baseline flyback prototype [30] are replaced 
by optimum design parameters (case 1 in Table 4.2), while the analog green-mode controller [5] 
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(c) Vg = 300V 
Fig. 5.8. Comparison of efficiency results at 3 different input voltages 
(140V, 220V and 300V).  
64 
 
and other components are kept the same. Fig. 5.9 shows switching frequencies and operating 
modes measured with the modified flyback prototype over a range of load current (0.1A – 3A) at 
3 different input voltages (130V, 200V and 300V). The green-mode controller enables different 
operating modes over a range of operating conditions. At light loads (≤ 1W), the converter 
operates in a burst mode where switching frequencies are pretty low and hysteretic bursts of 
pulses are generated during the switching periods to maintain a desirable output voltage level. In 
areas of analog green-mode controllers, the burst mode is usually adopted at light loads to 
decrease switching losses by forcing converters to operate at very low switching frequencies [41] 
– [44]. As the output power increases, the critical conduction mode (valley switching in 
DCM/CCM boundary) and quasi-resonant (QR) control (valley switching) below DCM/CCM 
boundary are employed at heavy loads and intermediate loads, respectively, which is very similar 
to the proposed look-up table based digital controller.   
Fig. 5.10 presents comparisons between efficiency measured with the baseline and 
modified flyback prototypes. The power stage optimization results in significant efficiency 
improvements of more than 3% at intermediate and heavy loads and 6% at very light loads for all 
3 input voltages.   
 Fig. 5.11 shows comparisons of each power loss in the baseline and modified flyback 
prototypes at 3 different loads with a constant input voltage (130V). The power loss models 
constructed for the efficiency characterization and optimization are used for the comparison. The 
five power losses are presented for the baseline design (blue) and the optimum power stage 
design (green): (1) conduction losses Pcond due to the transistor on-resistance, the output diode 
forward voltage drop, series resistance of the output diode, effective series resistances (ESRs) of 
input and output capacitors, and DC resistances of primary and secondary sides in the 
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Fig. 5.9. Switching frequencies and operating modes of flyback prototype with 
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Fig. 5.10. Efficiency improved due to power stage optimization.  
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Fig. 5.11. Power losses comparisons at 130V over different loads 
(blue: baseline design, green: optimum power stage design).  
(a) Light load (Iout = 0.1 A) 
(b) Intermediate load (Iout = 1 A) 
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transformer, (2) switching loss due to the switching-node capacitance Pswcap, (3) switching loss 
due to the leakage inductance Pclamp, (4) transformer proximity loss Pprox, and (5) transformer 
core loss Pcore. It should be noted that power loss models for the burst-mode operation are not 
modeled, so the constant minimum switching frequency (20kHz) is assumed at light load (Iout = 
0.1A).   
As shown in Fig. 5.11, the switching loss due to the leakage inductance Pclamp is most 
significantly decreased over all different loads. The interleaved transformer reduces the leakage 
inductance by around half, and larger MOSFET voltage rating (~800V) and clamped voltage 
Vclamp (~400V) allow that the snubber does not affect the switching loss due to the leakage 
inductance (Vclamp → ∞ in (3.9)):  
SpkQlkclamp FiLP
2
,2
1                                (5.1) 
where Llk is the leakage inductance and iQ,pk is the peak MOSFET drain current. Since the valley 
switching is adopted in DCM, the switching loss due to the switching-node capacitance Pswcap is 
relatively small compared to other losses, especially at intermediate and heavy loads, and is 
slightly reduced by lower switching-node capacitance. The conduction losses and core losses are 
kept almost the same, and the larger proximity losses are caused mainly by increased DC 
resistances in the transformer due to more windings in primary and secondary sides. 
 To examine contributions of the controller optimization to efficiency improvements, 
efficiency is experimentally measured for two cases and compared in Fig. 5.12: (case 1) the 
flyback prototype with the same analog green-mode controller and optimum power stage, and 
(case 2) the flyback prototype with the optimum power stage and proposed digital controller 
implemented for on-line efficiency optimization. In this comparison, it is assumed that a custom 
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digital controller chip implementing the proposed on-line efficiency optimization techniques 
would have the same or lower power consumption as the baseline analog green-mode controller.  
Fig. 5.12 shows that efficiency can be improved over most of operating conditions, especially at 
130V. Compared to the power stage parameter optimization, however, the proposed digital 
controller results in slight efficiency improvements because the switching frequencies and 
operating modes are very similar in both cases. At a certain operating point, efficiency is reduced 
because the valley switching points stored in the look-up table abruptly changes at boundaries 
where efficiency loss from the optimum is significant.  
 
     Efficiency measured with a constant switching frequency (FS = 100kHz) and optimum 
power stage is presented in Fig. 5.13, together with results of cases 1 and 2 (model based 
optimization and on-line efficiency optimization with the look-up table based controller) shown 
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Fig. 5.12. Efficiency improved due to the look-up table based digital controller.
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in Fig. 5.8. Comparisons of each efficiency result indicate how the proposed digital controller 
performs with the converter to achieve on-line efficiency optimization. Compared to the 
efficiency measured with the optimized prototype having fixed-frequency operation, the look-up 
table based controller improves efficiencies over all operating conditions, especially at very light 
loads.      
In conclusion, a significant portion of the loss reduction can be attributed to 
modifications in power stage based on the cost constrained optimization. The proposed look-up 
table based digital controller simply facilitates implementation of the concurrent power-
stage/controller optimization approach.      
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(b) Vg = 220V 
(c) Vg = 300V 
Fig. 5.13. Comparison of efficiency results at 3 different input voltages 
(140V, 220V and 300V). 
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5.3 Dynamic Operation of the Proposed Digital Controller  
With a discrete-time compensator having fixed parameters (gain Gm, zeros Z1 and Z2), it 
is not possible to achieve the target cross-over frequency with adequate phase margin in the loop 
gain analysis. Instead, gain scheduling is applied, with compensator coefficient loaded from the 
look-up table depending on the operating conditions. An extension, named “k-control”, is 
introduced to improve large-signal transient responses over mode boundaries, and to limit the 
peak current stress during transients. Small-signal modeling and analysis are presented to 
determine the gain-scheduled compensator and k-control parameters.  
 
5.3.1 k-control scheme 
 As described in Section 5.2, the optimum valley switching points kopt stored in the look-
up table change abruptly with variations in the sensed input voltage and input current, which may 
affect large-signal transient responses. When a large step-up load transient is applied to the 
converter operating at light load and low switching frequency (in mode 1), the compensator 
increases TON significantly above the steady-state value, which may result in excessive transistor 
peak currents.  
To improve large-signal transient responses, a simple extension, named the “k-control”, 
is applied. The k-control allows for dynamic changes of the valley switching points during 
transients. Fig. 5.14 shows how the k-control scheme is implemented in the optimizer block. The 
k-control loop can be easily added to the main output voltage control loop with the same gain-
scheduled compensator. An increment Δk in the number of the valley switching points k is 
introduced based on the scaled output voltage error (ev =VREF – Vout). Δk = α·ev, where α < 0. For 
example, consider again the case when a large step-up load transient is applied to the converter 
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operating at light load (in mode 1). As the output voltage drops and ev increases, Δk < 0 is added 
to kopt from the look-up table. As a result, k is reduced and the switching frequency increases, so 
that the compensator brings the voltage back to regulation faster and reduces TON and peak 
current overshoots. In steady state, when the error ev is 0, Δk = 0, and k = kopt to achieve on-line 
efficiency optimization. 
 
5.3.2 Small-Signal Modeling in DCM (Modes 1 − 3)  
The averaged switch network derived in Chapter 2 is used for small-signal modeling and 
analysis in DCM. Since the output voltage is regulated through the switch on-time TON (instead 
of the duty cycle d) and the switching frequency is variable over different operating points, the 
effective resistor Re(d) should be modified as a function of the switch on-time TON and switching 
period TS. By inserting d = TON/TS to (2.23), the effective resistor Re is 
2
2
),(
ON
SM
SONe T
TL
TTR                                   (5.2) 
Fig. 5.14. k-control implementation in optimizer block.  
Look-up table (optimum valley 
switching point kopt based on Vg and Ig )
TS,CCMGm Z1 Z2
Optimizer block
ev
+
Vg,sense
Ig,sense
kopt
αΔk=α·ev
k = kopt + Δk
k-control
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To include impacts of the k-control on the output voltage regulation in the small-signal 
model, the switching period TS is described as a function of the switch on-time TON and the 
valley switching point k because the switching period depends on the valley switching points 
which varies in the presence of the output voltage error (k = kopt + Δk and Δk = α·ev). Fig. 5.15 
shows the magnetizing inductor current iM over one switching period, with each valley switching 
point indicated.  
 
From comparisons of the peak MOSFET and output diode currents, the diode 
conduction time interval T2 is  
 ON
out
g T
v
nv
T 2                                        (5.3) 
As shown in Fig. 5.15, the switch Q turns on at the kth valley switching point and the time 
interval T3 (Q and D both off) is deduced as  
t
iM
TON T2 T3
TS
iM,max
k = 1 k = 2 k
TOSC
(k–1)·TOSC 0.5·TOSC
Fig. 5.15. Magnetizing current iM with valley switching points to obtain switching 
period TS as a function of switch on-time TON and valley switching point k.  
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  OSCTkT  5.03                                    (5.4) 
where TOSC is the oscillation period. Therefore, the switching period TS is  
32 TTTT ONS 
                                    
(5.5) 
OSC
out
g
ONONS Tkv
nv
TkTT )5.0(1),( 


                           (5.6) 
From (5.2) and (5.6), the effective resistor Re is modeled as  


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M
ONe Tkv
nv
T
T
LkTR )5.0(12),( 2                      (5.7) 
showing  that the averaged switch network is controlled by the switch on-time TON and the 
valley switching point k (Fig. 5.16). 
 
Fig. 5.16. Averaged switch network with modified effective resistor Re as a 
function of the switch on-time TON and valley switching point k. 
LM
1 : n
vg
+
–
–
+
vout Load R
D
C
Q
i1
–
+
v1 v2
i2
Two-switch network
–
+
Averaged switch model in DCM
Re(TON, k)
–
+
–
+
ST
v1
ST
i1
ST
v2
ST
i2
ST
p
75 
 
Overall block diagram of the control loops around the flyback converter with on-line 
efficiency optimization is presented in Fig. 5.17. These control loops can be divided into linear 
loops (output voltage regulation loop and k-control loop) and non-linear loops (loops to sense 
operating conditions). Under the assumption that the optimum valley switching point kopt stored 
in the look-up table is constant like the reference voltage VREF, the k-control loop can be 
considered as a linear loop because the output voltage error is multiplied by the k-control gain α.  
 
Very similar to obtaining the averaged switch network quantities in Section 2. 2, the 
average switching network input current 
ST
i1 and output current 
ST
i2 are modeled to construct 
small-signal models of the flyback converter operating in DCM: 
 kTvvf
kTR
v
i ONTT
ONe
T
T SS
S
S
,,,
),( 211
1
1                            (5.8) 
Flyback Power Stage 
with Averaged Switch 
Network
vg
α+
–
+ vREF
vout
Modulator
Gain-scheduled 
Compensator
Output voltage 
regulation loop 
(linear)
k-control loop 
(linear)
Gc(z)
k-control gain
k Ton
Hf,vg(s) Hf,ig(s)
Look-Up Table
(Optimum valley 
switching points)
kopt
Δk
Loop to sense 
operating points 
(non-linear)
ev
ig
H(z)
Fig. 5.17. Overall block diagram of control loops in the flyback converter. 
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As presented in [20], the input and output currents are perturbed around a quiescent operating 
point.   
ononON tTT
^
                                     
(5.10) 
^
kKk                                        (5.11) 
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                   (5.13) 
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11 vVv
ST

                                    
(5.14) 
2
^
22 vVv
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
                 
                  (5.15) 
where Ton is the quiescent value of the switch on-time, K is the quiescent value of the valley 
switching point k, etc. Small ac variations of each quantity are expressed as ont
^
, 
^
k , 1
^
i , 2
^
i , 1
^
v , 
and 2
^
v . Then, (5.8) and (5.9) are linearized to obtain small-signal ac model [20], resulting in   
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(5.17) 
where the higher-order nonlinear terms are discarded. The small-signal switch model parameters 
of the DCM flyback converter (r1, g1, j1 etc.) are found by Taylor expansion, and shown in Table 
5.2. 
77 
 
 
 
With the assumption that the high frequency dynamics due to the magnetizing 
inductance can be neglected (LM = 0), the low-frequency small-signal ac model of the DCM 
flyback converter is obtained as Fig. 5.18. It should be noted that the output current Iout is 
Fig. 5.18. Low-frequency small-signal ac model of the DCM flyback converter 
with the magnetizing inductance LM shorted. 
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Table 5.2. Small-signal flyback DCM switch model parameters 
(conversion ratio M = Vout/Vg) 
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modeled as an ideal DC current source and not included in the model since the DC electronic 
load is set as a constant current mode in the experiments (Section 3.2). 
 Based on the small-signal model in Fig. 5.18, the continuous-time switch on-time to 
output voltage transfer function Gvton(s) can be derived by letting gv
^
= 0 and 
^
k = 0: 
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with 
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(5.20) 
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where Resr is the equivalent series resistance (ESR) of the output capacitor. 
In a similar way, gv
^
and ont
^
 are set to zero and continuous-time valley switching point 
to output voltage transfer function Gvk (s) is derived as 
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where 
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(5.25) 
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A loop gain Tv(s), which is the product of the gains around the forward and feedback 
paths of the control loop, is usually used to examine whether the control loop guarantees 
consistent transient responses over various operating conditions. Fig. 5.19 shows a complete 
block diagram of the small-signal model in output voltage regulation system with the assumption 
that the non-linear loops to sense operating conditions Vg and Ig can be neglected. From the 
model in Fig. 5.19, the loop gain Tv(s) is obtained as  
 )()()()()()( sGssGsGsHsT vkvtoncvv                     (5.28)  
where Hv(s) is scale-factor used for output voltage sensing, Gc(s) is the gain-scheduled 
Fig. 5.19. Block diagram of the small-signal model of the DCM flyback 
converter with output voltage regulation. 
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compensator network and α(s) is the k-control gain. Note that the switch on-time regulation and 
k-control actions are added in the loop gain, resulting in the increased crossover frequency. 
Therefore, the k-control scheme is capable of improving dynamic responses. 
 
5.3.3 Small-Signal Modeling in CCM (Mode 4)  
In this section the small-signal equivalent circuit in CCM is modeled, including 
conduction losses due to the MOSFET on-resistance Ron and output diode forward voltage drop 
VF. The same two-switch network shown in Fig. 2.7 is utilized. The switch network voltage and 
current waveforms are presented in Fig. 5.20, and features voltage drops due to the MOSFET on-
resistance and output diode forward voltage drop in the switch network input and output voltages 
ST
v1 and 
ST
v2 .  
 
TON TS0 t
ST
v1
v1(t) vg + (vout + VF)/n
RoniM
TON TS0 t
ST
v2
v2(t) vout + n(vg – RoniM)
–VF
TON TS0 t
ST
i1
i1(t) iM
TON TS0 t
ST
i2
i2(t) iM /n
Fig. 5.20. Switch network voltage and current waveforms in CCM.    
81 
 
From analysis of the switch network waveforms,  
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where vL is the magnetizing inductance voltage and iM is the magnetizing current.  (5.30) and 
(5.31) yields a relationship that is  
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By substituting (5.34) and (5.32) into (5.30), the averaged switch network input voltage is 
derived as  
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which contains conduction losses due to the MOSFET on-resistance in the input terminal and the 
output diode forward voltage drop in the output terminal. A relationship between the switch 
network input and output currents can be deduced from (5.32) and (5.33): 
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Fig. 5.21 shows the large-signal averaged switch-network of the flyback converter operating in 
CCM, which is modeled based on (5.35) and (5.36).   
 
For construction of a small-signal ac model, the large-signal model is perturbed and 
linearized in a similar manner to a DCM case, and the small signal ac descriptions corresponding 
to the magnetizing current are obtained as       
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where IM is the DC component of the magnetizing current.  
The voltages around a loop in the switch-network input port and the currents around a 
loop in the switch-network output port are described in (5.37) and (5.38), respectively. Based on 
(5.37) and (5.38), the small-signal ac equivalent circuit of the CCM flyback converter is shown 
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Fig. 5.21. Large-signal averaged switch network in CCM, including 
conduction losses due to the MOSFET on-resistance Ron and output 
diode forward voltage drop VF. 
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in Fig. 5.22. As in the DCM model, the load is modeled as an ideal DC current source and 
neglected in small-signal analysis.  
By letting gv
^
= 0 and using the principle of superposition related to ont
^
, the continuous 
switch on-time to output voltage transfer function Gvton(s) can be found: 
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Fig. 5.22. Small-signal ac equivalent circuit of the CCM flyback converter, 
including conduction losses due to the MOSFET on-resistance Ron and output 
diode forward voltage drop VF. 
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For derivation of the loop gain Tv(s), the k-control gain α(s) in Fig. 5.19 is set to zero because 
valley switching is not employed in CCM.  
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5.3.4 Gain-Scheduled Compensator and k-Control Parameters Based On Small-Signal 
Modeling and Analysis  
The look-up table based controller allows the converter to operate in DCM or in CCM. 
The gain-scheduled compensator and k-control parameters are selected based on small-signal 
modeling of the converter in both modes.  
In the power stage, the output filter capacitance Cout is relatively large (same as in [30]), so 
that the target crossover frequency (fC) is relatively low, around 1 kHz. Hence, high frequency 
dynamics in DCM are neglected. By using bilinear transformation and considering a delay due to 
the modulator and A/D converter, the continuous-time on-time to output voltage transfer 
function (G(s)) is transformed into discrete-time on-time to output voltage transfer function 
(G(z)). It should be noted that the sampling rate, which in the experimental prototype equals the 
switching frequency, varies across operating conditions. This is taken into account in the analysis 
of the loop gain magnitude and phase responses. 
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Table 5.3 summarizes the gain-scheduled compensator coefficients with compensator 
types over different operating modes. In DCM the PI compensator is employed with different 
parameters depending on operating conditions because the DCM flyback power stage is 
relatively simply modeled with a single pole at very low frequency due to the large output 
capacitance. On the other hand, complex poles and a right half-plane zero leads to significant 
phase lags in CCM, so the PID compensator is implemented for the CCM flyback converter to 
achieve adequate phase margin at the target crossover frequency. Fig. 5.23 shows block diagrams 
of the PI and PID compensators implemented in the digital controller.  
 
 
Table 5.3. Gain-scheduled compensator parameters  
Modes Compensator types and parameters 
kopt > 14  
(mode 1, DCM) 
PI compensator  





1
1
z
ZzGm   
Gm = 20.12×10-5, Z1 = 0.994  
1 ≤ kopt ≤ 14  
(modes 2 and 3, DCM) 
PI compensator  





1
1
z
ZzGm   
Gm = 10.03×10-5, Z1 = 0.9968 
kopt = 0 
PID compensator  
  
 1 21 

zz
ZzZz
Gm   
Gm = 36.2×10-5, Z1 = 0.9614, Z2 = 0.9753  
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In k-control scheme, the fixed k-control gain α is set as –1000, which was found to result 
in well-behaved transient responses. When the converter operates at intermediate or heavy loads 
and the same gain-scheduled compensator (Table 5.3) is employed without k-control, it is 
difficult to achieve the target cross-over frequency due to very low loop-gain magnitude in high 
frequency ranges, as shown in Fig. 5.24. The k-control enables to increase magnitude of the loop 
gain, such that the cross-over frequency can be settled around 1 kHz, together with adequate 
phase margin (~70°). 
k1
+
– +
k2z-1 z
-1
TON [n]
TON [n-1]
e [n]
k2 e [n-1]
k1 e [n]
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+
– +
k2z-1 z
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TON [n-1]
e [n]
k2 e [n-1]
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z-2 k3
+
k3 e [n-2]
(a) PI compensator block for DCM (k1 = Gm, k2 = Z1·Gm) 
(b) PID compensator block for CCM (k1 = Gm, k2 = Z1+Z2, k3 = Z1·Z2 ) 
Fig. 5.23. Gain-scheduled compensator block diagrams. 
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Fig. 5.25 shows the loop gain magnitude and phase plots for 3 operating points. Over all 
operating point corners, the gain-scheduling and k-control approaches result in relatively 
consistent small-signal dynamic responses – the crossover frequency around 1 kHz and the phase 
margin more than 70°.  
 
Fig. 5.24. Loop gain magnitude and phase responses in mode 3 (Vg = 130V and
Iout = 2.5A) for 3 cases: (case 1) the gain-scheduled compensator shown in Table
5.3 is employed without k-control, (case 2) k-control (α = –1000) is employed
without the compensator, and (case 3) both the compensator and k-control are
employed.  
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5.3.5 Simulation and Experimental Results  
The k-control scheme (α = –1000) and gain-scheduled compensator with parameters 
selected based on loop gain analysis are programmed in the digital controller. The A/D 
resolution of the output voltage error ev is 2mV. The k-control increment Δk is set to zero if the 
output voltage error ev is between –4mV and 4mV.  
 Simulation results of large-signal transient responses over different modes are presented 
in Fig. 5.26 (0.1A-to-2.5A step load transient) and Fig. 5.27 (2.5A-to-0.1A step load transient), 
Fig. 5.25. Example of loop gain magnitude and phase responses at three 
operating conditions corresponding to different compensator parameters 
presented in Table 5.3 and fixed k-control gain (α = –1000).  
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verifying that the valley switching points k change dynamically during the transients because the 
k-control increment Δk is not zero in presence of the output voltage error ev (Δk = α·ev andα = –
1000) and added to the optimum valley switching points kopt stored in the look-up table (k = kopt 
+ Δk). Note that the valley switching points k start equal to the optimum valley switching points 
kopt and returns to kopt after the transient, enabling on-line efficiency optimization. As shown in 
the simulation results, the k-control does not degrade operation of the main output voltage 
control loop to regulate on-time TON. 
 Experimental results (output voltage Vout and MOSFET drain current IQ) are shown in 
Fig. 5.28, well matched with the simulation results – output voltage deviations during the 
transients are around 400mV, and times to return to steady states are around 4ms and 30ms in 
0.1A-to-2.5A and 2.5A-to-0.1A step load transients, respectively.  
 Fig. 5.29 presents 0.1A-to-2.5A step load transient responses in a case when the 
converter only employs the gain-scheduled compensator shown in Table V without k-control 
(α = 0). Comparisons between Fig. 5.28 and Fig. 5.29 show that the k-control results in lower 
output voltage undershoot and faster dynamic responses, together with decreased peak switch 
current overshoot. 
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Fig. 5.26. Simulation results for a 0.1A to 2.5A step load transient at 130V 
(output voltage Vout, optimum valley switching points kopt, k-control 
increment Δk, valley switching points k, and switch on-time TON).     
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Fig. 5.27. Simulation results for a 2.5A to 0.1A step load transient at 130V 
(output voltage Vout, optimum valley switching points kopt, k-control 
increment Δk, valley switching points k, and switch on-time TON).     
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Fig. 5.28. Experimental results for large step load transients at 130V 
(output voltage Vout and MOSFET drain current IQ).     
 
(a) 0.1A to 2.5A step load transient 
(b) 2.5A to 0.1A step load transient 
Vout [0.2V/div] 
IQ [1A/div] 
Vout [0.2V/div] 
IQ [0.5A/div] 
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Fig. 5.29. Simulation and experimental results for a 0.1A-to-2.5A step load transient at 130V 
in a case when the gain-scheduled compensator is employed without k-control (α = 0).   
 
(a) Simulation results (Vout , Ton) with different k-control gains 
(α = 0 (red) and α = –1000 (blue))
(b) Experimental results (Vout and IQ) without k-control (α = 0) 
Vout [0.2V/div] 
IQ [1A/div] 
30 32 34 36 38 40
2
4
6
8
10
Sw
itc
h 
on
-ti
m
e 
(µ
s)
Ton
time (ms)
17.6
17.8
18
18.2  
Vout
O
ut
pu
t v
ol
ta
ge
 (V
)
with k-control (α = –1000)
without k-control (α = 0)
94 
 
5.4 Conclusions 
This chapter describes a simple look-up table based digital controller to achieve on-line 
efficiency optimization over very wide ranges of operating conditions. Compared to other on-
line optimization techniques, the approach is simpler and less susceptible to disturbances during 
converter operation including transients. Programmability of the look-up table implies that the 
same controller could be applied to different power stages. Undesirable frequency hopping 
mechanisms, commonly observed in valley switching control schemes, are resolved by storing 
optimum valley switching points in the look-up table and by using hysteresis bands in the look-
up table boundaries. A gain-scheduled compensator is implemented based on small-signal 
modeling and analysis. A simple extension, named k-control, is proposed to improve large-signal 
transient responses and reduce peak MOSFET drain current during transients. Experimental 
results show that the controller achieves smooth mode transitions and consistent transient 
responses over different operating modes, and that efficiency exceeds 92% at all operating points 
over approximately 3:1 range of input voltages and 10:1 range of loads, with 3 – 8% efficiency 
improvements compared to a baseline reference design. Analysis of efficiency improvements 
implies that most of efficiency improvements are contributed by power stage optimization, and 
that the proposed digital controller enables simple implementation of the efficiency optimization.  
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Chapter 6 
Simplified Sensing and A/D Conversion for  
Digitally Controlled Flyback DC-DC Converters with  
On-Line Efficiency Optimization 
 
 In Chapter 5, a digital control approach has been proposed to achieve on-line efficiency 
optimization in flyback DC-DC converters, by using a relatively simple look-up table which 
stores optimum controller parameters over different operating conditions. The approach is 
experimentally verified with a conventional 65W flyback DC-DC prototype (Chapter 5 and 
[45]). However, in this digital control scheme, sensing and analog-to-digital (A/D) conversion of 
input voltage Vg and input current Ig are required to detect operating conditions. In addition, the 
output voltage Vout is sensed and regulated conventionally, requiring additional secondary-side 
circuitry and an opto-coupler or other forms of isolation in the feedback path.  
In flyback DC-DC applications, an auxiliary winding voltage Vaux and MOSFET drain 
current IQ are usually sensed to employ valley switching and to protect the converter from 
overload conditions, respectively. By re-using Vaux and IQ, this chapter proposes techniques to 
eliminate complicated A/D converters and the need for isolation in the feedback path. The work 
presented in this chapter builds upon similar simplified A/D conversion approaches [46] – [50], 
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and voltage regulation approaches based on primary-side sensing [51] – [60], and is targeting a 
low-cost, small-size, low-pin-count (≤ 8) digital controller IC chip implementation.     
Section 6.1 describes feasible architecture of the digital controller IC chip based on the 
controller proposed for on-line efficiency optimization in Chapter 5 and additional circuitry to 
protect the converter from undesirable cases such as overload or overvoltage in the output stage. 
Section 6.2 addresses simplified sensing and A/D conversion techniques to regulate the output 
voltage and estimate input current and input voltage, by sensing the auxiliary winding voltage 
Vaux and MOSFET drain current IQ. Section 6.3 presents details of how output voltage regulation 
is implemented on the primary side, together with input voltage and current estimations, while 
Section 6.4 shows experimental results. This chapter is concluded in Section 6.5.     
 
6.1 Digital Controller IC Chip Architecture Based On Control Approach Proposed 
For On-Line Efficiency Optimization 
 Fig. 6.1 shows a practically feasible architecture of the digital controller IC chip based 
on the controller implementation described in Chapter 5. Two A/D converters are used in the 
controller – one is for output voltage regulation through directly sensed output voltage (pin 7, 
FB), and the other is to detect operating points input voltage Vg and input current Ig, which are 
sensed through pin 3 (OPPT_VG) and pin 4 (OPPT_IG), respectively, and are fed to the A/D 
converter through a digital multiplexer controlled by a clock signal produced in a clock 
generator. The specifications of each A/D converter are presented in Table 6.1.  
The operating points detector, named OPPT detector in Fig. 6.1, updates the operating 
points Vg and Ig to the efficiency optimizer such that the look-up table provides optimum 
controller parameters (optimum switching period TS,CCM in CCM and valley switching point k) 
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and compensator parameters (Gm, Z1, and Z2) to the modulator and the compensator, 
respectively, over different operating conditions. The switching-node voltage is sensed through 
the auxiliary winding (pin 8, QR_DETECT), so the modulator forces valley switching through 
the DCM comparator output signal (SDCM) when the converter operates in DCM. The current and 
voltage monitor (CV monitor) enables actions to protect the converter from (1) overshoot of the 
MOSFET drain current and (2) overload responses by using the sensed MOSFET drain current 
IQ (pin 2, CS), and (3) overvoltage in the output stage through the sensed auxiliary winding 
voltage Vaux (pin 8, QR_DETECT). The eight input and output (I/O) pins are assigned, and 
functions of the pins are summarized in Table 6.2. 
 
 
 
 
Table 6.1. Specifications of A/D converters used for implementation of 
digital controller IC chip with on-line efficiency optimization 
A/D converter for Vout regulation A/D converter for Vg and Ig detection 
 
 Voltage deviation = ± 0.4V 
 Output voltage resolution: 30mV 
 0.8V/30mV = 27 slots needed 
 A/D converter bits nFB = 5 
 Sampling rate equals switching 
frequency (Fs,max ~ 140 kHz) 
 
 Vg slots in the look-up table = 9 
       (300V-130V)/20V 
 Ig slots in the look-up table = 15 
        0.45A/30mA 
 A/D converter bits noppt = 4 
 Sampling rate equals switching 
frequency (Fs,max ~ 140 kHz) 
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Fig. 6.1. Architecture of the digital controller IC chip for on-line efficiency optimization. 
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The flyback DC-DC converter with the digital controller IC chip is shown in Fig. 6.2. 
The controller chip is powered from voltage generated by the auxiliary winding voltage and 
additional circuitry (Hvdd). Because the output voltage is directly sensed and regulated in a 
conventional flyback DC-DC converter, an opto-coupler and additional secondary-side circuitry 
are usually employed for isolation between the input and output stages, which increases cost, size 
and number of I/O pins.  
Name No. I/O Description 
VDD 1 I Provides power to the controller 
CS 2 I 
 
1. Senses MOSFET drain current IQ  
2. Limits the peak MOSFET drain current 
iQ,peak 
3. Protects the converter from overload 
responses 
OPPT_VG 3 I Senses input voltage Vg  
OPPT_IG 4 I Senses input current Ig  
GND 5 – Ground for the controller 
OUT_C 6 O Gate driving signal c 
FB 7 I Senses feedback voltage for on-time regulation and k-control 
QR_DECTECT 8 I 
 
1. Senses auxiliary winding voltage Vaux  
2. Detects valley switching points k 
3. Protects the converter from overvoltage on 
the load 
Table 6.2. I/O pins assignment and description (digital controller 
with direct sensing and A/D conversion) 
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6.2 Simplified Sensing and A/D Conversion Techniques 
 In flyback DC-DC converters, an auxiliary winding voltage Vaux and MOSFET drain 
current IQ are usually sensed to employ valley switching and to protect the converters from 
overload conditions, respectively, as shown in Fig. 6.2. This section proposes approaches to 
eliminate complicated A/D converters and the need for isolation in the feedback path, by re-
using the auxiliary winding voltage and MOSFET drain current. The work presented in this 
section is targeting a low-cost, small-size, low-pin-count (8) digital controller IC chip 
implementation. Fig. 6.3 shows a block diagram of the digital controller with proposed sensing 
and A/D conversion techniques around a conventional flyback DC-DC converter. The optimum 
Fig. 6.2. Flyback DC-DC converter with the digital controller IC chip shown 
in Fig. 6.1 and additional circuitry for isolation in the feedback path. 
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controller parameters obtained from an efficiency optimization approach for conventional 
flyback DC-DC converters and compensator gains are stored in the look-up table (efficiency 
optimizer block) over different operating points Vg and Ig which are estimated by sensing Vaux 
and IQ, respectively. The switch on-time TON is adjusted to regulate Vout based on the sensed 
auxiliary winding voltage. With an assumption that the controller is implemented in a single IC 
chip, 5 input and output pins can be assigned, as shown in Fig. 6.3.  
 
Fig. 6.3. A conventional flyback DC-DC converter with a block diagram of the
digital controller with simplified sensing and A/D conversion. Detection of operating
points and output voltage regulation are achieved by sensing auxiliary winding
voltage Vaux and MOSFET current IQ. 
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6.2.1 Output Voltage Regulation and Input Voltage Estimation Vg* with Sensed Auxiliary 
Winding Voltage Vaux  
 
As shown in Fig. 6.4, the auxiliary winding voltage includes information about the output 
voltage at the second subinterval (Q off, D on) – the output voltage and output diode forward 
voltage are scaled by naux/ n:  
 Foutauxaux VVn
nV 
                         
  (6.1) 
where VF is the output diode forward voltage drop, and n and naux are turns ratios between the 
primary and secondary winding, and between the primary and auxiliary winding, respectively, as 
shown in Fig. 6.3. 
The primary side can be used to regulate the output voltage by sensing the auxiliary 
winding voltage. The scaled-down auxiliary winding voltage is sampled at the end of the diode 
conduction interval (where the diode forward voltage drop is close to zero), and the sensed 
Fig. 6.4. Auxiliary winding voltage (Vaux) waveform with sampling points 
for output voltage regulation and input voltage estimation. 
Sampling for output 
voltage regulationVaux
)( Foutaux VVn
n 
Sampling for input 
voltage estimation
naux·Vg
0
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voltage is subtracted from the reference voltage VREF, resulting in the output voltage error scaled 
by naux/n (ev, Fig. 6.3). The compensator adjusts the switch on-time TON through the voltage error 
ev for output voltage regulation.  
Approaches have been proposed to avoid using complicated A/D converters in sensing 
voltages or currents [46] – [50]. In this section, a simple A/D conversion approach is presented 
for the input voltage estimation, using a single comparator A/D converter shown in Fig. 6.5. The 
level-shifted, scaled-down auxiliary winding voltage (the comparator positive input voltage, 
Vcom+ = Voffset + KscaleVaux) is compared with the output of a digital-to-analog (D/A) converter. 
The comparator output is latched by a D flip-flop at the sampling point (Sg) shown in Fig. 6.4 
where the output diode starts to conduct and the auxiliary winding voltage contains the input 
voltage information (–nauxVg). The integrator adds a scaled increment +Ki or –Ki to the previous 
estimated voltage (Voffset – nauxKscaleVg*), according to signs of the latched signal, such that the 
Fig. 6.5. Input voltage estimation Vg* with a single comparator A/D converter.
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estimated voltage follows Vcom+ at the sampling point, which is Voffset – nauxKscaleVg.  These 
compensated and estimated values are in digital form, so the D/A converter converts them to an 
analog signal for comparison with the sensed voltage. Finally, the estimated voltage is subtracted 
from the offset voltage Voffset, resulting in the scaled-down estimated input voltage (nauxKscaleVg*). 
This estimated input voltage is fed to the efficiency optimizer block in the digital controller to 
update optimum controller parameters (optimum valley switching points k and optimum 
switching periods TS,CCM in CCM) to the modulator over different operating conditions. 
 
6.2.2 Input Current Estimation Ig* with Sensed MOSFET Drain Current IQ 
 The input current Ig is estimated through analysis of relationship between the input 
current and peak MOSFET drain current IQ,peak, described as  
peakQ
S
ONT
Q
S
g IT
T
dtI
T
I S ,0 2
1  
                      
  (6.2) 
The switching frequency FS varies over different operating conditions based on valley 
switching points programmed in the look-up table to achieve on-line efficiency optimization, so 
the switching period TS should be stored in the modulator to determine an instant for 
compensation actions. The switch on-time TON is available from the compensator. Re-use of the 
switching period TS and switch on-time TON from the modulator and compensator, respectively, 
allow that the input current can be estimated in using a single comparator A/D converter, similar 
to the input voltage estimation. As shown in Fig. 6.6, the MOSFET drain current scaled by a 
sensing resistor (RsenseIQ) is compared with output of the D/A converter. Then, the comparator 
output is latched by a D flip-flop at the end of the first subinterval (Sg), producing +1 or –1 in 
order to add +Ki or –Ki to the previous estimated current divided by the switching period 
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(RsenseIQ,peak*/TS). This estimated value is multiplied by the switching period RsenseIQ,peak*. The 
D/A converter converts the estimate to an analog signal for comparison with the sensed current. 
Therefore, the estimation loop forces the output of the D/A converter to keep track of the sensed 
peak MOSFET drain current (RsenseIQ,peak). To estimate the input current, the integrator output 
(RsenseIQ,peak*/TS) is multiplied by one half of the switch on-time, resulting in the estimated input 
current scaled by the sensing resistor (RsenseIg*). 
 
6.2.3 Low-Cost, Small-Size, Low-Pin-Count (≤ 8) Digital Controller IC Chip  
 Simplified sensing and A/D conversion approaches proposed in Sections 6.2.1 and 6.2.2 
allow for implementing a low-cost, small-size, low-pin-count (≤ 8) digital controller for flyback 
DC-DC converters with on-line efficiency optimization. Fig. 6.7 shows a feasible 5-pin digital 
controller IC chip with the proposed sensing and A/D conversion techniques around a 
conventional flyback DC-DC converter. The primary-side control does not need an opto-coupler 
Fig. 6.6. Input current estimation Ig* with a single comparator A/D converter. 
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and additional secondary circuitry for isolation, or other forms of isolation. Compared to use of 
the digital controller IC chip shown in Fig. 6.2, a pin to sense the feedback voltage (pin 7 (FB) in 
Fig. 6.1) can be eliminated. Pins 3 (OPPT_VG) and 4 (OPPT_IG) are not required by re-using 
the auxiliary winding voltage and MOSFET drain current, which are normally sensed for valley 
switching and protections of the converter. The input voltage and input current are estimated 
with single-comparator A/D converters, so the need for use of more complicated A/D converters 
can be removed. Table 6.3 describes functions of input and output pins assigned in the digital 
controller IC chip with the proposed sensing and A/D conversion techniques.  
 
Fig. 6.7. 5-pin digital controller IC chip with the simplified sensing and A/D 
conversion techniques around a conventional flyback DC-DC converter.  
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6.3 Implementation of Primary-Side Control and Single Comparator Analog-to-
Digital (A/D) Converters 
To regulate the output voltage with the primary side control, it is important to keep the 
sampling instant over different operating conditions consistent, such that the sensed auxiliary 
winding voltage is not corrupted [51] – [60].  
Table 6.3. I/O pins assignment and description (digital controller 
with simplified sensing and A/D conversion) 
Name No. I/O Description 
VDD 1 I Provides power to the controller 
CS 2 I 
 
1. Senses MOSFET drain current IQ  
2. Estimates input current Ig* 
3. Limits the peak MOSFET drain current 
IQ,peak 
4. Protects the converter from overload 
responses 
GND 5 – Ground for the controller 
OUT_C 6 O Gate driving signal c 
QR_DECTECT 8 I 
 
1. Senses auxiliary winding voltage Vaux  
2. Regulates output voltage 
3. Detects valley switching points k 
4. Estimates input voltage Vg* 
5. Protects the converter from overvoltage on 
the load 
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For output voltage error sensing, a pipeline A/D converter is employed and an example of 
the timing diagram of the pipeline A/D converter is shown in Fig. 6.8. A sampled analog signal 
S1 is delayed by several clock cycles (Tdelay). If, as with other types of A/D converters, the 
pipeline A/D converter senses the output voltage error once per switching period at the sampling 
point shown in Fig. 6.4, the delay may compromise output voltage regulation. Instead, the output 
voltage error is latched at a fixed point once a switching period, and the A/D converter clock is 
set such that the delayed voltage error is obtained at the latching point, as shown in Fig. 6.9. 
Fig. 6.9 presents the output voltage error sampling mechanism. To reduce switch turn-on 
loss in discontinuous conduction mode (DCM), valley switching is usually employed in flyback 
DC-DC applications, as discussed in Chapters 2-5. In the proposed digital controller, the valley 
switching is implemented using a state machine in the modulator based on DCM comparator 
output SDCM and oscillation period of the ringing in DCM (TOSC) as described in Appendix A. 
From this state machine, a clock to latch the scaled output voltage error ev is generated as shown 
in Fig. 6.9. The voltage error is latched at the time QOFF state transitions into S0 state. The time 
delay due to the pipeline A/D converter operation (Tdelay) is equal to one fourth of the oscillation 
period (Tdelay ~ 0.25·TOSC). 
 
1 2 3 4 5 6
ADC Clock
Sampling 
analog signal S1
ADC output 
(sampled S1)
Tdelay (5 cycles of ADC clock period)
Fig. 6.8. Pipeline A/D converter clock timing diagram in a case when sampled signal
comes at the converter output after 5cycles of the A/D converter clock period. 
109 
 
 
 If other types of A/D converters are used for voltage regulation, the scaled output 
voltage error ev can be sensed once per switching period, as follows. As shown in Appendix A, 
time intervals of each state and the oscillation period TOSC are measured and stored for valley 
switching in the modulator. Because QOFF state involves with the output diode conduction T2 and 
one fourth of the oscillation (Fig. 6.9), the sampling point can be set at an instant right after the 
counter passes the diode conduction interval T2:  
OSCOFFQ TTT 4
1
,2 
                               
  (6.3) 
where TQ,OFF is a QOFF state interval stored in the modulator. 
 
Vaux
State QON QOFF S0
TON T2 TOSC/2
t
Sampling 
point
0
S1
Tdelay
time
(TOSC/4)
Latch voltage 
error
out
aux V
n
n~
ADC 
output ev [n−1] ev [n]
Fig. 6.9. Output voltage error sensing mechanism with pipeline A/D 
converter to achieve primary-side output voltage sensing and control. 
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 For relatively simple implementation of the D/A converter in the single-comparator A/D 
converter approach used to estimate the input voltage or input current, and since the speed in the 
estimation loops is not critical, a 1-bit pulse-width modulation (PWM) D/A converter is 
employed. The estimated values through the detection loops (Voffset – nauxKscaleVg* and 
RsenseIQ,peak*) are modulated by pulse width modulators implemented in the digital controller. The 
modulated signals are averaged by RC low-pass filters followed by buffers, as shown in 
Fig. 6.10. The estimated values involve ripples caused by the PWM, but effects of these ripples 
on the estimation can be neglected by properly selecting filter components. The single-
comparator A/D converter is fully digital except for the comparator and the low-pass filter. 
 
6.4 Experimental Results 
 The experimental setup consists of 65 W flyback DC-DC converter which is the same as 
the optimized power stage presented in Table 5.1 and interfaced to a prototype digital controller 
using an FPGA, and an auxiliary board for implementation of primary-side control and 
PWM out R1
R2C
DAC out
Virtex 4 FPGA 
development board
RC low-pass filter Op-amp as a buffer
+
–
VCC
PWM
Estimated values
Fig. 6.10. 1-bit pulse-width modulator D/A converter used in the single-
comparator A/D converter for input voltage and input current estimation. 
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estimation of input voltage and input current. The flyback power stage parameters are 
summarized in Table 6.4.  
As described in Section 6.3, the pipeline A/D converter (THS1230, Texas Instrument) is 
used for output voltage error sensing, with a sampled signal delayed by 5 A/D converter clock 
cycles. The oscillation period TOSC is around 1.2µs, so the A/D converter clock frequency is set 
to around 10MHz. 
The same gain-scheduled compensator and k-control scheme, described in Chapter 5, are 
employed for improved dynamic responses and reduced peak MOSFET drain current (Table 5.3 
and k-control gain α = –1000).  
Table 6.4 Flyback power stage parameters  
 
 
Parameters Values 
Input voltage, Vg 130 – 300V 
Output voltage, Vout 18V 
Load current, Iout 0.05 – 3A 
Switching frequency, FS 20 – 200kHz 
Turns ratio between primary and 
secondary sides, n 0.20 
Turns ratio between primary and 
auxiliary sides, naux 
0.20 
Magnetizing inductance, LM 360µH 
Leakage inductance, Llk 2.6 µH 
Output capacitance, Cout 4,500 µF 
Clamp voltage, Vclamp 400V 
MOSFET drain current sensing  
resistor, Rsense 
0.2Ω 
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Table 6.5 presents experimental results of output voltage regulation through the sensed 
auxiliary winding voltage, demonstrating that the output voltage is precisely regulated around 
18V over different operating modes.  
For input voltage and current estimations, the PWM D/A converter is constructed as 
follows. The switching frequency of the PWM is synchronized with the switching frequency of 
the converter, and the cutoff frequency of the RC low-pass filter is around 1 kHz (R1 = R2 = 
10kΩ, C = 10nF). The integrator gain Ki for the input voltage is selected as 0.05, while Ki for 
input current estimation as 40, so that estimation actions are fast enough to achieve well-behaved 
Table 6.5. Experimental results of output voltage regulation and input 
voltage and input current estimations over different operating modes 
Operating modes 1  (FS = 20kHz) 
2  
(1 < kopt ≤ 14) 
3  
(kopt = 1) 
4  
(CCM) 
Output voltage Vout 17.91V 17.93V 17.88V 18.02V 
Input voltage Vg 130V 150V 200V 130V 
Estimated input 
voltage Vg* 
128.7V 148.2V 197.3V 128.7V 
Input current Ig 7.2mA 67mA 0.184A 0.423A 
Estimated input 
voltage Ig* 
6.9mA 63mA 0.177A 0.405A 
Load current Iout 50mA 0.5A 2A 3A 
Switching Frequency 
FS 
20kHz ~40kHz ~100kHz 110kHz 
Valley switching 
points k – 14 1 0 
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transient responses. The estimated input voltage or input current are updated once per switching 
period. 
Figs. 6.11 and 6.12 show waveforms measured at the positive and the negative input of 
the comparators used in loops to estimate operating conditions Vg and Ig, respectively. The 
estimated values (Voffset – nauxKscaleVg* and RsenseIQ,peak*) properly track the level-shifted auxiliary 
winding voltage (Fig. 6.11) and the scaled peak MOSFET drain current (Fig. 12) at the sampling 
points where the switch on-time interval ends. The estimated input voltages Vg* and input 
currents Ig* are presented in Table 6.5, verifying that the estimation results are well matched with 
measured input voltages and input currents within errors of 2% and 5%, respectively. 
 Fig. 6.13 shows comparisons of efficiencies as functions of the load current at 3 different 
input voltages (140V, 220V and 300V), for 3 cases: (case 1) experimentally measured efficiency 
with the 65 W flyback prototype using the proposed sensing and A/D conversion techniques, 
(case 2) experimentally measured efficiency of the 65W flyback prototype with direct sensing 
and detection of the operating conditions [45], and (case 3) experimentally measured efficiency 
of the same 65 W flyback prototype operated at a constant switching frequency (100kHz). From 
comparisons between cases 1 and 2, it should be noted that the proposed estimate input voltage 
and input current estimation techniques do not affect on-line efficiency optimization over wide 
ranges of operating conditions. Significant efficiency improvements are obtained compared to 
the efficiency measured with the prototype operating at fixed frequency (case 3). 
 Dynamic responses of the input current estimation loop during a 0.1A-to-2.5A step load 
transient are presented in Fig. 6.14, while experimental results for large signal transient 
responses (0.1A-to-2.5A and 2.5A-to-0.1A step load transients) are indicated in Fig. 6.15. The 
input current estimation settles in about 8 ms, which is sufficiently fast. Step-load transient 
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responses are essentially the same as in the prototype based on direct A/D sensing of the output 
voltage on the secondary side, together with A/D sensing of the input voltage and input current 
(Chapter 5 and [45]). The proposed sensing and A/D conversion approaches do not degrade 
dynamic responses or efficiency performance of the digitally controlled flyback converter. 
 
6.5 Conclusions 
 This chapter describes simplified sensing and A/D conversion techniques for 
conventional flyback DC-DC converters with on-line efficiency optimization, targeting a low-
cost, small-size, low-pin-count (≤ 8) digital controller chip implementation. Primary-side-only 
sensing and control are presented in combination with single-comparator A/D techniques to 
estimate input voltage and input current. The proposed sensing and A/D conversion techniques 
eliminate the need for complicated A/D converters to detect operating conditions as well as 
additional circuitry with isolation in the feedback path between secondary and primary. 
Experimental results on a 65W flyback prototype show that the operating points are estimated 
within 5% of the directly measured values. The output voltage is precisely regulated over various 
operating conditions. The proposed sensing and A/D conversion approaches enable on-line 
efficiency optimization and consistent transient responses over different operating modes. 
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sampling point 
(end of the first 
subinterval)
Voffset + KscaleVaux
Voffset – nauxKscaleKscaleVg*
(positive input of comparator)
(negative input 
of comparator)
sampling point 
(end of the first 
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Voffset + KscaleVaux
Voffset – nauxKscaleVg*
(positive input of comparator)
(negative input 
of comparator)
Fig. 6.11. Waveforms measured for input voltage estimation Vg*. 
(a) Vg = 130V
(b) Vg = 200V
 
116 
 
 
sampling point 
(end of the first 
subinterval)
(negative input 
of comparator)
RscaleIQ,peak*
RsenseIQ
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of comparator)
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(negative input 
of comparator)
RscaleIQ,peak*
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(positive input 
of comparator)
Fig. 6.12. Waveforms measured for input current estimation Ig*. 
(a) Ig = 75mA
(b) Ig = 0.4A
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Fig. 6.13. Comparison of efficiency results at 3 different input voltages  
(140V, 220V and 300V).
Fig. 6.14. Dynamic responses of input current estimation loop 
during 0.1A-to-2.5A step load transient. 
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Fig. 6.15. Experimental results (output voltage Vout and MOSFET drain 
current IQ) for step load transients at 130V.  
 
(b) 2.5A-to-0.1A step load transient 
Vout [0.2V/div] 
IQ [1A/div]
(a) 0.1A-to-2.5A step load transient
Vout [0.2V/div] 
IQ [0.5A/div] 
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Chapter 7 
Conclusions 
 
A relatively simple approach to achieve efficiency optimization in digitally controlled 
DC-DC converters is proposed and discussed in the thesis. The approach includes optimization 
of power stage design and controller parameters based on detailed power loss models and multi-
variable non-linear constrained optimization, together with design of digital controller using a 
look-up table that stores the optimum controller parameters over different operating conditions. 
A flyback DC-DC converter configuration, introduced in Chapter 2, is examined for 
experimental verifications of the proposed efficiency optimization approach.  
In Chapter 3, power loss models of a conventional flyback DC-DC converter are derived 
to perform efficiency optimization over power stage design and controller parameters. 
Experimental results demonstrate that the loss models are valid over wide ranges of operating 
conditions, by predicting the total power dissipation within 5% of the experimental results.  
In Chapter 4, a procedure to optimize the power stage design and controller parameters is 
presented and experimentally verified, based on the power loss models derived in Chapter 3 and 
multi-variable non-linear constrained optimization over wide ranges of operating conditions. A 
valley switching technique is applied to decrease switch turn-on loss in discontinuous conduction 
mode. The optimization procedure is formulated to minimize power losses weighted over a range 
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of operating points, under a cost constraint. Significant efficiency improvements are achieved by 
the proposed efficiency optimization approach. 
In Chapter 5, a look-up table based digital control approach is presented to accomplish 
on-line efficiency optimization. The controller parameters (optimum switching frequency and 
optimum operating modes) are programmed in the look-up table. Undesirable frequency hopping 
mechanisms, commonly observed in other valley switching schemes, are discussed and resolved 
by storing valley switching points and adding hysteresis bands to boundaries in the look-up table. 
A gain-scheduled compensator and a new control scheme, named k-control, are employed to 
improve large-signal transient responses. Experimental results show that efficiency can be 
significantly improved over wide ranges of operating conditions, and smooth mode transitions 
and consistent transient responses can be achieved over different operating modes. Contributions 
of power stage and controller optimization on efficiency improvements are analyzed, which 
show that a large portion of power loss reduction is achieved by power stage optimization, and 
that the look-up table based digital controller enables relatively simple implementation of the 
proposed on-line efficiency optimization approach.    
In Chapter 6, simplified sensing and analog-to-digital (A/D) conversion techniques are 
proposed, targeting a low-cost, small-size, low-pin count (≤ 8) digital controller IC chip 
implementation for control of flyback DC-DC converters with on-line efficiency optimization. A 
primary-side control is employed to regulate output voltage, resulting in elimination of an opto-
coupler and additional secondary side circuitry, or other forms of isolation in the feedback path. 
Single-comparator A/D converters are constructed to remove the need for complicated A/D 
converters for input voltage and input current detections. Experimental results demonstrate that 
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the proposed sensing and A/D conversion approaches allow for on-line efficiency optimization 
and consistent transient responses over various operating conditions.  
 
7.1 Future Work  
 Control and optimization techniques presented in thesis can be used in other power 
electronics applications. In grid-tied photovoltaic (PV) systems, a centralized DC-AC inverter is 
usually employed and has been a main stream in industry. The centralized inverter converts DC 
power from multiple PV modules into AC power delivered to the AC grid. However, demands 
for alternative architecture based on microinverters have been growing recently due to potential 
advantages [61]. As opposed to central-inverter systems, a microinverter is connected to an 
individual PV module and microinverter outputs are tied to the AC grid in parallel, such that AC 
power from each microinverter is combined and fed into the grid. The approach reduces 
installation costs because currently simple, standard wiring techniques can be applied to 
microinverter-based PV systems. Another advantage is that the microinverter performs 
maximum power point tracking (MPPT) for each PV module instead of entire PV arrays in 
central inverter systems, thus improving energy capture in the presence of undesirable conditions 
such as partial shading or mismatches in PV modules.  
As shown in Fig. 7.1, a DCM flyback converter can be adopted as an intermediate stage 
in the microinverter to convert DC power from the PV module into AC power, implying that the 
efficiency optimization and the digital control techniques proposed in the thesis can be extended 
to microinverter systems. The switch on-time or duty cycle changes over a line period to produce 
the AC power, and the flyback converter output voltage and current iD are averaged by an EMI 
filter, resulting in folded line voltage vg and line current ig.  
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It is very important to efficiently deliver captured energy to the AC grid. In most of 
power converter applications in PV microinverter systems, fixed switching frequency is used 
with valley switching over a line period. As presented in the thesis, however, the optimum 
controller parameters (switching frequency and operating modes) in flyback DC-DC converters 
are variable over different operating conditions. Under the assumption that the flyback power 
stage is appropriately designed, therefore, the controller optimization approach proposed in the 
thesis could be applied for improved efficiency compared to fixed-frequency operation over a 
range of operating conditions (e.g. folded ac line voltage vg and power levels).  
  
Fig. 7.1. PV microinverter using a DCM flyback converter. 
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Appendix A 
Valley Switching and State Machine (Modulator)  
Implemented for Optimum Operating Modes  
  
 Detailed implementations of the valley switching scheme and state machine employed in 
the proposed digital controller are presented in this Appendix. Fig. A.1 shows waveforms and 
states related to the switch-turn-on at the 4th valley switching point. The auxiliary winding 
produces the auxiliary winding voltage Vaux, and the DCM comparator outputs the signal SDCM by 
comparing the auxiliary winding voltage and zero. Therefore, the signal SDCM has information of 
the ringing due to the magnetizing inductance and switching-node voltage during the 3rd 
subinterval, as shown in Fig. A.1. There are four important states defined corresponding to 
conductions of the MOSFET Q and output diode D, and the SDCM. The first state is QON state 
where the switch Q turns on during the 1st subinterval. The second state is QOFF state where the 
output diode D conducts. However, this state is not exactly the same as the diode conduction 
interval, because it includes one fourth of oscillation right after the diode turned off. S0 and S1 
states are defined when the signal SDCM is low and high during the 3rd subinterval, respectively. 
As shown in Fig. A.1, the valley switching points exist in the S0 states. The states are 
summarized in Table A.1. 
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0
Fig. A.1. Waveforms and states related to example of valley switching 
– switch-turn-on at the 4th valley switching point (Vsw: switching-node 
voltage, Vaux: auxiliary winding voltage, c: control signal, and SDCM: 
DCM comparator output). 
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It is required to count valley switching points such that the modulator (state machine) 
turns on the switch at the valley switching point updated from the look-up table. Fig. A.2 shows 
clocks used to count valley switching points with the same example as Fig. A.1 (k = 4). The 
SDCM
State QON QOFF S1S0 S1S0 S1S0 S0 QON
tClock_VPC
tReset_VPC
VPC, k k = 0 k = 1 k = 2 k = 3 4 k = 0
Fig. A.2. Example of counting valley switching points for switch-turn-on 
at the valley switching point updated from the look-up table (k = 4). 
Table A.1. Summary of each state programmed for valley switching 
States Description 
INIT Initial state. If undesirable situations occur,  the states are initialized into this state.  
QON The switch Q turns on during this state.  
QOFF 
The output diode D conducts and the 3rd subinterval  
starts after the output diode conduction interval 
S0 
The SDCM is low during the 3rd subinterval, where the 
valley switching points are located 
S1 The SDCM is high during the 3rd subinterval 
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clock, named Clock_VPC in Fig. A.2, is generated in two cases: (1) the QOFF state changes into 
the S0 state and (2) the S1 state changes into the S0 state.  A counter in the modulator counts the 
clock Clock_VPC to compare with the valley switching point k updated from the efficiency 
optimizer in Fig. 5.1.  
For implementation of state machines in the modulator, 3 counters are employed: the 
two counters measure overall switching period TS and time intervals of each state, named as 
counter and counter_state in Fig. A.3, respectively, and the other counter counts valley switching 
points. If the switching period measured by the counter is larger than the maximum switching 
period, the reset signal is triggered such that the states are initialized into the INIT state.  
 
INIT
QON QOFF
S0
S1
CCM
Counter > TS,CCM
Counter > TON
SDCM = 0 (low)
SDCM = 0 
(low)
k > kcount, 
SDCM = 1 
(high)
k = kcount, 
Counter_state = 
TOSC/4
DCM (Modes 2, 3)
Reset
Fig. A.3. State machines implemented in modulator for optimum 
operating modes 2 − 4. 
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Fig. A.3 shows the state machine used to achieve optimum operating modes 2 – 4. When 
the converter operates in mode 4 (CCM), the switch Q is turned on if the measured switching 
period by the counter is the same as the optimum switching period TS,CCM stored in the look-up 
table. In mode 2 (1 < kopt ≤ 14), the S0 and S1 states are flipped until the counted valley switching 
points kcount reaches to the optimum valley switching points k. The state machine, then, forces the 
switch Q to turn on after one-fourth of oscillation period (TOSC/4) which is measured by the 
counter_state. In mode 3 (kopt = 1), the switch Q turns on during the S0 state right after the QOFF 
state, since the valley switching point k is 1 to employ critical conduction mode.  
As presented in Chapter 5, the oscillation decays at long switching periods and 
advantages of valley switching are lost, so the valley switching is not employed in mode 1 (k > 
14). Therefore, the state machine is programmed in mode 1 so that the switch turns on again if 
the measured switching period crosses over the pre-set minimum switching period, TS,MIN = 50μs.         
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